1 | \documentclass{llncs} |
---|
2 | |
---|
3 | \usepackage{amsfonts} |
---|
4 | \usepackage{amsmath} |
---|
5 | \usepackage{amssymb} |
---|
6 | \usepackage[english]{babel} |
---|
7 | \usepackage{color} |
---|
8 | \usepackage{fancybox} |
---|
9 | \usepackage{graphicx} |
---|
10 | \usepackage[colorlinks]{hyperref} |
---|
11 | \usepackage{hyphenat} |
---|
12 | \usepackage[utf8x]{inputenc} |
---|
13 | \usepackage{listings} |
---|
14 | \usepackage{mdwlist} |
---|
15 | \usepackage{microtype} |
---|
16 | \usepackage{stmaryrd} |
---|
17 | \usepackage{url} |
---|
18 | |
---|
19 | \renewcommand{\verb}{\lstinline} |
---|
20 | \def\lstlanguagefiles{lst-grafite.tex} |
---|
21 | \lstset{language=Grafite} |
---|
22 | |
---|
23 | \newlength{\mylength} |
---|
24 | \newenvironment{frametxt}% |
---|
25 | {\setlength{\fboxsep}{5pt} |
---|
26 | \setlength{\mylength}{\linewidth}% |
---|
27 | \addtolength{\mylength}{-2\fboxsep}% |
---|
28 | \addtolength{\mylength}{-2\fboxrule}% |
---|
29 | \Sbox |
---|
30 | \minipage{\mylength}% |
---|
31 | \setlength{\abovedisplayskip}{0pt}% |
---|
32 | \setlength{\belowdisplayskip}{0pt}% |
---|
33 | }% |
---|
34 | {\endminipage\endSbox |
---|
35 | \[\fbox{\TheSbox}\]} |
---|
36 | |
---|
37 | \title{On the correctness of an optimising assembler for the Intel MCS-51 microprocessor\thanks{The project CerCo acknowledges the financial support of the Future and Emerging Technologies (FET) programme within the Seventh Framework Programme for Research of the European Commission, under FET-Open grant number: 243881.}} |
---|
38 | \author{Dominic P. Mulligan \and Claudio Sacerdoti Coen} |
---|
39 | \institute{Dipartimento di Scienze dell'Informazione,\\ Universit\'a degli Studi di Bologna} |
---|
40 | |
---|
41 | \bibliographystyle{splncs03} |
---|
42 | |
---|
43 | \begin{document} |
---|
44 | |
---|
45 | \maketitle |
---|
46 | |
---|
47 | \begin{abstract} |
---|
48 | We present a proof of correctness in Matita for an optimising assembler for the MCS-51 microcontroller. |
---|
49 | The efficient expansion of pseudoinstructions, namely jumps, into machine instructions is complex. |
---|
50 | We isolate the decision making over how jumps should be expanded from the expansion process itself as much as possible using `policies', making the proof of correctness for the assembler more straightforward. |
---|
51 | |
---|
52 | %We observe that it is impossible for an optimising assembler to preserve the semantics of every assembly program. |
---|
53 | %Assembly language programs can manipulate concrete addresses in arbitrary ways. |
---|
54 | Our proof strategy contains a tracking facility for `good addresses' and only programs that use good addresses have their semantics preserved under assembly, as we observe that it is impossible for an assembler to preserve the semantics of every assembly program. |
---|
55 | Our strategy offers increased flexibility over the traditional approach to proving the correctness of assemblers, wherein addresses in assembly are kept opaque and immutable. |
---|
56 | In particular, we may experiment with allowing the benign manipulation of addresses. |
---|
57 | \keywords{Verified software, CerCo (Certified Complexity), MCS-51 microcontroller, Matita proof assistant} |
---|
58 | \end{abstract} |
---|
59 | |
---|
60 | % ---------------------------------------------------------------------------- % |
---|
61 | % SECTION % |
---|
62 | % ---------------------------------------------------------------------------- % |
---|
63 | \section{Introduction} |
---|
64 | \label{sect.introduction} |
---|
65 | |
---|
66 | We consider the formalisation of an assembler for the Intel MCS-51 8-bit microprocessor in the Matita proof assistant~\cite{asperti:user:2007}. |
---|
67 | This formalisation forms a major component of the EU-funded CerCo (`Certified Complexity') project~\cite{cerco:2011}, concerning the construction and formalisation of a concrete complexity preserving compiler for a large subset of the C programming language. |
---|
68 | |
---|
69 | The MCS-51 dates from the early 1980s and is commonly called the 8051/8052. |
---|
70 | Derivatives are still widely manufactured by a number of semiconductor foundries, with the processor being used especially in embedded systems. |
---|
71 | |
---|
72 | The MCS-51 has a relative paucity of features compared to its more modern brethren, with the lack of any caching or pipelining features meaning that timing of execution is predictable, making the MCS-51 very attractive for CerCo's ends. |
---|
73 | However, the MCS-51's paucity of features---though an advantage in many respects---also quickly becomes a hindrance, as the MCS-51 features a relatively minuscule series of memory spaces by modern standards. |
---|
74 | As a result our C compiler, to be able to successfully compile realistic programs for embedded devices, ought to produce `tight' machine code. |
---|
75 | |
---|
76 | To do this, we must solve the `branch displacement' problem---deciding how best to expand pseudojumps to labels in assembly language to machine code jumps. |
---|
77 | The branch displacement problem arises when pseudojumps can be expanded |
---|
78 | in different ways to real machine instructions, but the different expansions |
---|
79 | are not equivalent (e.g. differ in size or speed) and not always |
---|
80 | correct (e.g. correctness is only up to global constraints over the compiled |
---|
81 | code). For instance, some jump instructions (short jumps) are very small |
---|
82 | and fast, but they can only reach destinations within a |
---|
83 | certain distance from the current instruction. When the destinations are |
---|
84 | too far away, larger and slower long jumps must be used. The use of a long jump may |
---|
85 | augment the distance between another pseudojump and its target, forcing |
---|
86 | another long jump use, in a cascade. The job of the optimising |
---|
87 | compiler (assembler) is to individually expand every pseudo-instruction in such a way |
---|
88 | that all global constraints are satisfied and that the compiled program |
---|
89 | is minimal in size and faster in concrete time complexity. |
---|
90 | This problem is known to be computationally hard for most CISC architectures (see~\cite{hyde:branch:2006}). |
---|
91 | |
---|
92 | To simplify the CerCo C compiler we have chosen to implement an optimising assembler whose input language the compiler will target. |
---|
93 | Labels, conditional jumps to labels, a program preamble containing global data and a \texttt{MOV} instruction for moving this global data into the MCS-51's one 16-bit register all feature in our assembly language. |
---|
94 | We further simplify by ignoring linking, assuming that all our assembly programs are pre-linked. |
---|
95 | |
---|
96 | Another complication we have addressed is that of the cost model. |
---|
97 | CerCo imposes a cost model on C programs or, more specifically, on simple blocks of instructions. |
---|
98 | This cost model is induced by the compilation process itself, and its non-compositional nature allows us to assign different costs to identical C statements depending on how they are compiled. |
---|
99 | In short, we aim to obtain a very precise costing for a program by embracing the compilation process, not ignoring it. |
---|
100 | At the assembler level, this is reflected by our need to induce a cost |
---|
101 | model on the assembly code as a function of the assembly program and the |
---|
102 | strategy used to solve the branch displacement problem. In particular, our |
---|
103 | optimising assembler should also return a map that assigns a cost (in clock |
---|
104 | cycles) to every instruction in the source program. We expect the induced cost |
---|
105 | to be preserved by the assembler: we will prove that the compiled code |
---|
106 | tightly simulates the source code by taking exactly the predicted amount of |
---|
107 | time. |
---|
108 | |
---|
109 | Note that the temporal tightness of the simulation is a fundamental prerequisite |
---|
110 | of the correctness of the simulation because some functions of the MCS-51---timers and I/O---depend on the microprocessor's clock. |
---|
111 | If the pseudo- and concrete clock differ the result of an I/O operation may not be preserved. |
---|
112 | |
---|
113 | Branch displacement algorithms must have a deep knowledge of the way |
---|
114 | the rest of the assembler works in order to build globally correct solutions. |
---|
115 | Proving their correctness is quite a complex task (see, for instance, |
---|
116 | the compaion paper~\cite{boender:correctness:2012}). |
---|
117 | Nevertheless, the correctness of the whole assembler only depends on the |
---|
118 | correctness of the branch displacement algorithm. |
---|
119 | Therefore, in the rest of the paper, we presuppose the |
---|
120 | existence of a correct policy, to be computed by a branch displacement |
---|
121 | algorithm if it exists. A policy is the decision over how |
---|
122 | any particular jump should be expanded; it is correct when the global |
---|
123 | constraints are satisfied. |
---|
124 | The assembler fails to assemble an assembly program if and only if a correct policy does not exist. |
---|
125 | This is stated in an elegant way in the dependent type of the assembler: the assembly function is total over a program, a policy and the proof that the policy is correct for that program. |
---|
126 | |
---|
127 | A final complication in the proof is due to the kind of semantics associated to pseudo-assembly programs. |
---|
128 | Should assembly programs be allowed to freely manipulate addresses? |
---|
129 | The traditional answer is `no': values stored in memory or registers are either |
---|
130 | concrete data or symbolic addresses. The latter can only be manipulated |
---|
131 | in very restricted ways and programs that do not do so are not assigned a semantics and cannot be reasoned about. |
---|
132 | All programs that have a semantics have it preserved by the assembler. |
---|
133 | We take an alternative approach, allowing programs to freely |
---|
134 | manipulate addresses non-symbolically but only granting a preservation of semantics |
---|
135 | to those programs that act in `well-behaved' ways. |
---|
136 | In principle, this should allow some reasoning on the actual semantics of malign programs. |
---|
137 | In practice, we note how our approach facilitates more code reuse between the semantics of assembly code and object code. |
---|
138 | |
---|
139 | The formalization of the assembler and its correctness proof are given in Section~\ref{sect.the.proof}. Section~\ref{sect.matita} provides a brief introduction |
---|
140 | to the syntax of Matita. Section~\ref{sect.conclusions} presents the conclusions and relations with previous work. |
---|
141 | |
---|
142 | % ---------------------------------------------------------------------------- % |
---|
143 | % SECTION % |
---|
144 | % ---------------------------------------------------------------------------- % |
---|
145 | \section{Matita} |
---|
146 | \label{sect.matita} |
---|
147 | Matita is a proof assistant based on a variant of the Calculus of (Co)inductive Constructions~\cite{asperti:user:2007}. |
---|
148 | It features dependent types that we exploit in the formalisation. |
---|
149 | The (simplified) syntax of the statements and definitions in the paper should be self-explanatory. |
---|
150 | Pairs are denoted with angular brackets, $\langle-, -\rangle$. |
---|
151 | |
---|
152 | Matita features a liberal system of coercions. |
---|
153 | It is possible to define a uniform coercion $\lambda x.\langle x,?\rangle$ from every type $T$ to the dependent product $\Sigma x:T.P~x$. |
---|
154 | The coercion opens a proof obligation that asks the user to prove that $P$ holds for $x$. |
---|
155 | When a coercion must be applied to a complex term (a $\lambda$-abstraction, a local definition, or a case analysis), the system automatically propagates the coercion to the sub-terms |
---|
156 | For instance, to apply a coercion to force $\lambda x.M : A \to B$ to have type $\forall x:A.\Sigma y:B.P~x~y$, the system looks for a coercion from $M: B$ to $\Sigma y:B.P~x~y$ in a context augmented with $x:A$. |
---|
157 | This is significant when the coercion opens a proof obligation, as the user will be presented with multiple, but simpler proof obligations in the correct context. |
---|
158 | In this way, Matita supports the `Russell' proof methodology developed by Sozeau in~\cite{sozeau:subset:2006}, with an implementation that is lighter and more tightly integrated with the system than that of Coq. |
---|
159 | |
---|
160 | % ---------------------------------------------------------------------------- % |
---|
161 | % SECTION % |
---|
162 | % ---------------------------------------------------------------------------- % |
---|
163 | \section{Certification of an optimizing assembler} |
---|
164 | \label{sect.the.proof} |
---|
165 | |
---|
166 | Our aim here is to explain the main ideas and steps of the certified proof of correctness for an optimising assembler for the MCS-51. |
---|
167 | |
---|
168 | In Subsect.~\ref{subsect.machine.code.semantics} we sketch an operational semantics (a realistic and efficient emulator) for the MCS-51. |
---|
169 | We also introduce a syntax for decoded instructions that will be reused for the assembly language. |
---|
170 | |
---|
171 | In Subsect.~\ref{subsect.assembly.code.semantics} we describe the assembly language and its operational semantics. |
---|
172 | The latter is parametric in the cost model that will be induced by the assembler, reusing the semantics of the machine code on all `real' instructions. |
---|
173 | |
---|
174 | Branch displacement policies are introduced in Subsect.~\ref{subsect.the.assembler} where we also describe the assembler as a function over policies as previously described. |
---|
175 | |
---|
176 | To prove our assembler correct we show that the object code given in output, together with a cost model for the source program, simulates the source program executed using that cost model. |
---|
177 | The proof can be divided into two main lemmas. |
---|
178 | The first is correctness with respect to fetching, described in Subsect.~\ref{subsect.total.correctness.of.the.assembler}. |
---|
179 | Roughly it states that a step of fetching at the assembly level, returning the decoded instruction $I$, is simulated by $n$ steps of fetching at the object level that returns instructions $J_1,\ldots,J_n$, where $J_1,\ldots,J_n$ is, amongst the possible expansions of $I$, the one picked by the policy. |
---|
180 | The second lemma states that $J_1,\ldots,J_n$ simulates $I$ but only if $I$ is well-behaved, i.e. manipulates addresses in `good' ways. |
---|
181 | To keep track of well-behaved address manipulations we record where addresses are currently stored (in memory or an accumulator). |
---|
182 | We introduce a dynamic checking function that inspects this map to determine if the operation is well-behaved, with an affirmative answer being the pre-condition of the lemma. |
---|
183 | The second lemma is detailed in Subsect.~\ref{subsect.total.correctness.for.well.behaved.assembly.programs} where we also establish correctness of our assembler as a composition of the two lemmas: programs that are well-behaved when executed under the cost model induced by the compiler are correctly simulated by the compiled code. |
---|
184 | |
---|
185 | % ---------------------------------------------------------------------------- % |
---|
186 | % SECTION % |
---|
187 | % ---------------------------------------------------------------------------- % |
---|
188 | |
---|
189 | \subsection{Machine code and its semantics} |
---|
190 | \label{subsect.machine.code.semantics} |
---|
191 | |
---|
192 | We implemented a realistic and efficient emulator for the MCS-51 microprocessor. |
---|
193 | An MCS-51 program is just a sequence of bytes stored in the read-only code |
---|
194 | memory of the processor, represented as a compact trie of bytes addressed |
---|
195 | by the program counter. |
---|
196 | The \texttt{Status} of the emulator is |
---|
197 | a record that contains the microprocessor's program counter, registers, stack |
---|
198 | pointer, clock, special function registers, data memory, and so on. |
---|
199 | The value of the code memory is a parameter of the record since it is not |
---|
200 | changed during execution. |
---|
201 | |
---|
202 | The \texttt{Status} records is itself an instance of a more general |
---|
203 | datatype \texttt{PreStatus} that abstracts over the implementation of code |
---|
204 | memory in order to reuse the same datatype for the semantics of the assembly |
---|
205 | language in the next section. |
---|
206 | |
---|
207 | The execution of a single instruction is performed by the \texttt{execute\_1} |
---|
208 | function, parametric over the content \texttt{cm} of the code memory: |
---|
209 | \begin{lstlisting} |
---|
210 | definition execute_1: $\forall$cm. Status cm $\rightarrow$ Status cm |
---|
211 | \end{lstlisting} |
---|
212 | |
---|
213 | The function \texttt{execute\_1} closely matches the fetch-decode-execute |
---|
214 | cycle of the MCS-51 hardware, as described by a Siemen's manufacturer's data sheet~\cite{siemens:2011}. |
---|
215 | Fetching and decoding are performed simultaneously: |
---|
216 | we first fetch, using the program counter, from code memory the first byte of the instruction to be executed, decoding the resulting opcode, fetching more bytes as is necessary to decode the arguments. |
---|
217 | Decoded instructions are represented by the \texttt{instruction} data type |
---|
218 | which extends a data type of \texttt{preinstruction}s that will be reused |
---|
219 | for the assembly language. |
---|
220 | \begin{lstlisting} |
---|
221 | inductive preinstruction (A: Type[0]): Type[0] := |
---|
222 | | ADD: $\llbracket$acc_a$\rrbracket$ → $\llbracket$registr; direct; indirect; data$\rrbracket$ $\rightarrow$ preinstruction A |
---|
223 | | DEC: $\llbracket$acc_a; registr; direct; indirect$\rrbracket$ $\rightarrow$ preinstruction A |
---|
224 | | JB: $\llbracket$bit_addr$\rrbracket$ $\rightarrow$ A $\rightarrow$ preinstruction A |
---|
225 | | ... |
---|
226 | |
---|
227 | inductive instruction: Type[0] := |
---|
228 | | LCALL: $\llbracket$addr16$\rrbracket$ $\rightarrow$ instruction |
---|
229 | | AJMP: $\llbracket$addr11$\rrbracket$ $\rightarrow$ instruction |
---|
230 | | RealInstruction: preinstruction $\llbracket$relative$\rrbracket$ $\rightarrow$ instruction. |
---|
231 | | ... |
---|
232 | \end{lstlisting} |
---|
233 | The MCS-51 has many operand modes, but an unorthogonal instruction set: every |
---|
234 | opcode is only enable for a finite subset of the possible operand modes. |
---|
235 | Here we exploit dependent types and an implicit coercion to synthesize |
---|
236 | the type of arguments of opcodes from a vector of names of operand modes. |
---|
237 | For example, \texttt{ACC} has two operands, the first one constrained to be |
---|
238 | the \texttt{A} accumulator, and the second one to be a disjoint union of |
---|
239 | register, direct, indirect and data operand modes. |
---|
240 | |
---|
241 | The parameterised type $A$ of \texttt{preinstruction} represents the addressing mode allowed for conditional jumps; in the \texttt{RealInstruction} constructor |
---|
242 | we constraint it to be a relative offset. |
---|
243 | A different instantiation (labels) will be used in the next section for assembly programs. |
---|
244 | |
---|
245 | Once decoded, execution proceeds by a case analysis on the decoded instruction, following the operation of the hardware. |
---|
246 | For example, the \texttt{DEC} preinstruction (`decrement') is executed as follows: |
---|
247 | \begin{lstlisting} |
---|
248 | | DEC addr $\Rightarrow$ |
---|
249 | let s := add_ticks1 s in |
---|
250 | let $\langle$result, flags$\rangle$ := sub_8_with_carry (get_arg_8 s true addr) |
---|
251 | (bitvector_of_nat 8 1) false in |
---|
252 | set_arg_8 s addr result |
---|
253 | \end{lstlisting} |
---|
254 | |
---|
255 | Here, \texttt{add\_ticks1} models the incrementing of the internal clock of the microprocessor; it is a parameter of the semantics of \texttt{preinstruction}s |
---|
256 | that is fixed in the semantics of \texttt{instruction}s according to the |
---|
257 | manufacturer datasheet. |
---|
258 | |
---|
259 | % ---------------------------------------------------------------------------- % |
---|
260 | % SECTION % |
---|
261 | % ---------------------------------------------------------------------------- % |
---|
262 | |
---|
263 | \subsection{Assembly code and its semantics} |
---|
264 | \label{subsect.assembly.code.semantics} |
---|
265 | |
---|
266 | An assembly program is a list of potentially labelled pseudoinstructions, bundled with a preamble consisting of a list of symbolic names for locations in data memory (i.e. global variables). |
---|
267 | All preinstructions are pseudoinstructions, but conditional jumps are now |
---|
268 | only allowed to use \texttt{Identifiers} (labels) as their target. |
---|
269 | \begin{lstlisting} |
---|
270 | inductive pseudo_instruction: Type[0] := |
---|
271 | | Instruction: preinstruction Identifier $\rightarrow$ pseudo_instruction |
---|
272 | ... |
---|
273 | | Jmp: Identifier $\rightarrow$ pseudo_instruction |
---|
274 | | Call: Identifier $\rightarrow$ pseudo_instruction |
---|
275 | | Mov: $\llbracket$dptr$\rrbracket$ $\rightarrow$ Identifier $\rightarrow$ pseudo_instruction. |
---|
276 | \end{lstlisting} |
---|
277 | The pseudoinstructions \texttt{Jmp}, \texttt{Call} and \texttt{Mov} are generalisations of machine code unconditional jumps, calls and move instructions respectively, all of whom act on labels, as opposed to concrete memory addresses. |
---|
278 | The object code calls and jumps that act on concrete memory addresses are ruled |
---|
279 | out of assembly programs not being included in the preinstructions (see previous |
---|
280 | Section). |
---|
281 | |
---|
282 | Execution of pseudoinstructions is an endofunction on \texttt{PseudoStatus}. |
---|
283 | A \texttt{PseudoStatus} is an instance of \texttt{PreStatus} that differs |
---|
284 | from a \texttt{Status} only in the datatype used for code memory: a list |
---|
285 | of optionally labelled pseudoinstructions versus a trie of bytes. |
---|
286 | The \texttt{PreStatus} type is crucial for sharing the majority of the |
---|
287 | semantics of the two languages. |
---|
288 | |
---|
289 | Emulation for pseudoinstructions is handled by \texttt{execute\_1\_pseudo\_instruction}: |
---|
290 | \begin{lstlisting} |
---|
291 | definition execute_1_pseudo_instruction: |
---|
292 | $\forall$cm. $\forall$costing:($\forall$ppc: Word. ppc < $\mid$snd cm$\mid$ $\rightarrow$ nat $\times$ nat). |
---|
293 | $\forall$s:PseudoStatus cm. program_counter s < $\mid$snd cm$\mid$ $\rightarrow$ PseudoStatus cm |
---|
294 | \end{lstlisting} |
---|
295 | The type of \texttt{execute\_1\_pseudo\_instruction} is more involved than |
---|
296 | that of \texttt{execute\_1}. The first difference is that execution is only |
---|
297 | defined when the program counter points to a valid instruction, i.e. |
---|
298 | it is smaller than the length $\mid$\texttt{snd cm}$\mid$ of the program. |
---|
299 | The second difference is the abstraction over the cost model, abbreviated |
---|
300 | here as \emph{costing}. |
---|
301 | The costing is a function that maps valid program counters to pairs of natural numbers representing the number of clock ticks used by the pseudoinstructions stored at those program counters. For conditional jumps the two numbers differ |
---|
302 | to represent different costs for the `true branch' and the `false branch'. |
---|
303 | In the next section we will see how the optimising |
---|
304 | assembler induces the only costing (induced by the branch displacement policy deciding how to expand pseudojumps) that is preserved by compilation. |
---|
305 | |
---|
306 | Execution proceeds by first fetching from pseudo-code memory using the program counter---treated as an index into the pseudoinstruction list. |
---|
307 | This index is always guaranteed to be within the bounds of the pseudoinstruction list due to the dependent type placed on the function. |
---|
308 | No decoding is required. |
---|
309 | We then proceed by case analysis over the pseudoinstruction, reusing the code for object code for all instructions present in the MCS-51's instruction set. |
---|
310 | For all newly introduced pseudoinstructions, we simply translate labels to concrete addresses before behaving as a `real' instruction. |
---|
311 | |
---|
312 | We do not perform any kind of symbolic execution, wherein data is the disjoint union of bytes and addresses, with addresses kept opaque and immutable. |
---|
313 | Labels are immediately translated before execution to concrete addresses, and registers and memory locations only ever contain bytes, never labels. |
---|
314 | As a consequence, we allow the programmer to mangle, change and generally adjust addresses as they want, under the proviso that the translation process may not be able to preserve the semantics of programs that do this. |
---|
315 | This will be further discussed in Subsect.~\ref{subsect.total.correctness.for.well.behaved.assembly.programs}. |
---|
316 | The only limitation introduced by this approach is that the size of |
---|
317 | assembly programs is bounded by $2^{16}$. |
---|
318 | |
---|
319 | % ---------------------------------------------------------------------------- % |
---|
320 | % SECTION % |
---|
321 | % ---------------------------------------------------------------------------- % |
---|
322 | |
---|
323 | \subsection{The assembler} |
---|
324 | \label{subsect.the.assembler} |
---|
325 | The assembler takes in input an assembly program made of pseudoinstructions |
---|
326 | and a branch displacement policy for it. |
---|
327 | It returns both the object code (a list of bytes to be |
---|
328 | loaded in code memory for execution) and the costing for the source. |
---|
329 | |
---|
330 | Conceptually the assembler works in two passes. |
---|
331 | The first pass expands every pseudoinstruction into a list of machine code instructions using the function \texttt{expand\_pseudo\_instruction}. The policy |
---|
332 | determines which expansion among the alternatives will be chosen for |
---|
333 | pseudo-jumps and pseudo-calls. Once the expansion is performed, the cost |
---|
334 | of the pseudoinstruction is defined as the cost of the expansion. |
---|
335 | The second pass encodes as a list of bytes the expanded instruction list by mapping the function \texttt{assembly1} across the list, and then flattening. |
---|
336 | \begin{displaymath} |
---|
337 | \hspace{-0.5cm} |
---|
338 | \mbox{\fontsize{7}{9}\selectfont$[\mathtt{P_1}, \ldots \mathtt{P_n}]$} \underset{\mbox{\fontsize{7}{9}\selectfont$\mathtt{assembly}$}}{\xrightarrow{\left(P_i \underset{\mbox{\fontsize{7}{9}\selectfont$\mathtt{assembly\_1\_pseudo\_instruction}$}}{\xrightarrow{\mathtt{P_i} \xrightarrow{\mbox{\fontsize{7}{9}\selectfont$\mathtt{expand\_pseudo\_instruction}$}} \mathtt{[I^1_i, \ldots I^q_i]} \xrightarrow{\mbox{\fontsize{7}{9}\selectfont$\mathtt{~~~~~~~~assembly1^{*}~~~~~~~~}$}} \mathtt{[0110]}}} \mathtt{[0110]}\right)^{*}}} \mbox{\fontsize{7}{9}\selectfont$\mathtt{[\ldots0110\ldots]}$} |
---|
339 | \end{displaymath} |
---|
340 | In order to understand the type for the policy, we briefly hint at the |
---|
341 | branch displacement problem for the MCS-51. A detailed description is found |
---|
342 | in~\cite{boender:correctness:2012}. |
---|
343 | The MCS-51 features three unconditional jump instructions: \texttt{LJMP} and \texttt{SJMP}---`long jump' and `short jump' respectively---and an 11-bit oddity of the MCS-51, \texttt{AJMP}. |
---|
344 | Each of these three instructions expects arguments in different sizes and behaves in markedly different ways: \texttt{SJMP} may only perform a `local jump' to an address closer then $2^{7}$ bytes; \texttt{LJMP} may jump to any address in the MCS-51's memory space and \texttt{AJMP} may jump to any address in the current memory page. Memory pages partition the code memory into $2^8$ disjoint areas. |
---|
345 | The size of each opcode is different, with long jumps being larger than the |
---|
346 | other two. Because of the presence of \texttt{AJMP}, an optimal global solution |
---|
347 | may be locally unoptimal, employing a long jump where a shorter one could be |
---|
348 | used to force later jumps to stay inside single memory pages. |
---|
349 | |
---|
350 | Similarly, a conditional pseudojump must be translated potentially into a configuration of machine code instructions, depending on the distance to the jump's target. |
---|
351 | For example, to translate a jump to a label, a single conditional jump pseudoinstruction may be translated into a block of three real instructions as follows (here, \texttt{JZ} is `jump if accumulator is zero'): |
---|
352 | {\small{ |
---|
353 | \begin{displaymath} |
---|
354 | \begin{array}{r@{\quad}l@{\;\;}l@{\qquad}c@{\qquad}l@{\;\;}l} |
---|
355 | & \mathtt{JZ} & \mathtt{label} & & \mathtt{JZ} & \text{size of \texttt{SJMP} instruction} \\ |
---|
356 | & \ldots & & \text{translates to} & \mathtt{SJMP} & \text{size of \texttt{LJMP} instruction} \\ |
---|
357 | \mathtt{label:} & \mathtt{MOV} & \mathtt{A}\;\;\mathtt{B} & \Longrightarrow & \mathtt{LJMP} & \text{address of \textit{label}} \\ |
---|
358 | & & & & \ldots & \\ |
---|
359 | & & & & \mathtt{MOV} & \mathtt{A}\;\;\mathtt{B} |
---|
360 | \end{array} |
---|
361 | \end{displaymath}}} |
---|
362 | Naturally, if \texttt{label} is `close enough', a conditional jump pseudoinstruction is mapped directly to a conditional jump machine instruction; the above translation only applies if \texttt{label} is not sufficiently local. |
---|
363 | |
---|
364 | The cost returned by the assembler for a pseudoinstruction is set to be the |
---|
365 | cost of its expansion in clock cycles. For conditional jumps that are expanded |
---|
366 | as just shown, the costs of takin the true and false branches are different and |
---|
367 | both need to be returned. |
---|
368 | |
---|
369 | %In order to implement branch displacement it is impossible to really make the \texttt{expand\_pseudo\_instruction} function completely independent of the encoding function. |
---|
370 | %This is due to branch displacement requiring the distance in bytes of the target of the jump. |
---|
371 | %Moreover the standard solutions for solving the branch displacement problem find their solutions iteratively, by either starting from a solution where all jumps are long, and shrinking them when possible, or starting from a state where all jumps are short and increasing their length as needed. |
---|
372 | %Proving the correctness of such algorithms is already quite involved and the correctness of the assembler as a whole does not depend on the `quality' of the solution found to a branch displacement problem. |
---|
373 | %For this reason, we try to isolate the computation of a branch displacement problem from the proof of correctness for the assembler by parameterising our \texttt{expand\_pseudo\_instruction} by a `policy'. |
---|
374 | |
---|
375 | The \texttt{expand\_pseudo\_instruction} function is driven by a policy |
---|
376 | in the choice of expansion of pseudoinstructions. The simplest idea |
---|
377 | is then to define policies as functions that maps jumps to their size. |
---|
378 | This simple idea, however, is impractical because short jumps require the |
---|
379 | offset of the target. For instance, suppose that at address \texttt{ppc} in |
---|
380 | the assembly program we found \texttt{Jmp l} such that $l$ is associated to the |
---|
381 | pseudo-address \texttt{a} and the policy wants the \texttt{Jmp} to become a |
---|
382 | \texttt{SJMP $\delta$}. To compute $\delta$, we need to know what the addresses |
---|
383 | \texttt{ppc+1} and \texttt{a} will become in the assembled program to compute |
---|
384 | their difference. |
---|
385 | The address \texttt{a} will be associated to is a function of the expansion |
---|
386 | of all the pseudoinstructions between \texttt{ppc} and \texttt{a}, which is |
---|
387 | still to be performed when expanding the instruction at \texttt{ppc}. |
---|
388 | |
---|
389 | To solve the issue, we define the policy \texttt{policy} as a map |
---|
390 | from a valid pseudo-address to the corresponding address in the assembled |
---|
391 | program. |
---|
392 | Therefore, $\delta$ in the example above can be computed simply as |
---|
393 | \texttt{policy(a) - policy(ppc + 1)}. Moreover, the \texttt{expand\_pseudo\_instruction} emits a \texttt{SJMP} only after verifying for each \texttt{Jmp} that |
---|
394 | $\delta < 128$. When this is not the case, the function emits an |
---|
395 | \texttt{AJMP} if possible, or an \texttt{LJMP} otherwise, therefore always |
---|
396 | picking the locally best solution. |
---|
397 | In order to accomodate those optimal solutions that require local sub-optimal |
---|
398 | choices, the policy may also return a boolean used to force |
---|
399 | the translation of a \texttt{Jmp} into a \texttt{LJMP} even if |
---|
400 | $\delta < 128$. An essentially identical mechanism exists for call |
---|
401 | instructions and conditional jumps. |
---|
402 | |
---|
403 | In order for the translation of a jump to be correct, the address associated to |
---|
404 | \texttt{a} by the policy and by the assembler must coincide. The latter is |
---|
405 | the sum of the size of all the expansions of the pseudo-instructions that |
---|
406 | preceed the one at address \texttt{a}: the assembler just concatenates all |
---|
407 | expansions sequentially. To grant this property, we impose a |
---|
408 | correctness criterion over policies. A policy is correct when |
---|
409 | \texttt{policy(0) = 0} and for all valid pseudoaddresses \texttt{ppc} |
---|
410 | $${\texttt{policy(ppc+1) = policy(ppc) + instruction\_size(ppc)} \leq 2^{16}}$$ |
---|
411 | Here \texttt{instruction\_size(ppc)} is the size in bytes of the expansion |
---|
412 | of the pseudoinstruction found at \texttt{pcc}, i.e. the length of |
---|
413 | $\texttt{assembly\_1\_pseudo\_instruction(ppc)}$. |
---|
414 | |
---|
415 | |
---|
416 | % ---------------------------------------------------------------------------- % |
---|
417 | % SECTION % |
---|
418 | % ---------------------------------------------------------------------------- % |
---|
419 | \subsection{Correctness of the assembler with respect to fetching} |
---|
420 | \label{subsect.total.correctness.of.the.assembler} |
---|
421 | We now begin the proof of correctness of the assembler. Correctness consists |
---|
422 | of two properties: 1) the assembly process never fails when fed a correct |
---|
423 | policy; |
---|
424 | 2)~the object code returned simulates the source code when the latter is |
---|
425 | executed according to the cost model also returned by the assembler. |
---|
426 | |
---|
427 | Property 2) can be decomposed into two main properties: correctness with |
---|
428 | respect to fetching+decoding and correctness w.r.t. execution. |
---|
429 | |
---|
430 | Informally, correctness w.r.t. fetching is the following statement: when we fetch an assembly pseudoinstruction \texttt{I} at address \texttt{ppc}, then we can fetch the expanded pseudoinstruction(s) \texttt{[J1, \ldots, Jn] = fetch\_pseudo\_instruction \ldots\ I\ ppc} from \texttt{policy ppc} in the code memory obtained by loading the assembled object code. This Section reviews the main steps |
---|
431 | to prove correctness w.r.t. fetching. Section~\ref{subsect.total.correctness.for.well.behaved.assembly.programs} deals with correctness w.r.t. execution: |
---|
432 | the instructions \texttt{[J1, \ldots, Jn]} simulate the pseudoinstruction~\texttt{I}. |
---|
433 | |
---|
434 | The (slightly simplified) Russell type for the \texttt{assembly} function is: |
---|
435 | \begin{lstlisting} |
---|
436 | definition assembly: |
---|
437 | $\forall$program: pseudo_assembly_program. $\forall$policy. |
---|
438 | $\Sigma$assembled: list Byte $\times$ (BitVectorTrie nat 16). |
---|
439 | $\mid$program$\mid$ $\leq$ $2^{16}$ $\rightarrow$ policy is correct for program $\rightarrow$ |
---|
440 | policy ($\mid$program$\mid$) = $\mid$fst assembled$\mid$ $\leq$ $2^{16}$ $\wedge$ |
---|
441 | $\forall$ppc: pseudo_program_counter. ppc < $2^{16}$ $\rightarrow$ |
---|
442 | let pseudo_instr := fetch from program at ppc in |
---|
443 | let assembled_i := assemble pseudo_instr in |
---|
444 | $\mid$assembled_i$\mid$ $\leq$ $2^{16}$ $\wedge$ |
---|
445 | $\forall$n: nat. n < $\mid$assembled_i$\mid$ $\rightarrow$ $\exists$k: nat. |
---|
446 | nth assembled_i n = nth assembled (policy ppc + k). |
---|
447 | \end{lstlisting} |
---|
448 | In plain words, the type of \texttt{assembly} states the following. |
---|
449 | Given a correct policy for the program to be assembled, the assembler never |
---|
450 | fails and returns some object code and a costing function. |
---|
451 | Under the condition that the policy is `correct' for the program and the program is fully addressable by a 16-bit word, the object code is also fully addressable by a 16-bit word. Moreover, the |
---|
452 | result of assemblying the pseudoinstruction obtained fetching from the |
---|
453 | assembly address \texttt{ppc} |
---|
454 | is a list of bytes found in the generated object code starting from |
---|
455 | the object code address \texttt{policy(ppc)}. |
---|
456 | |
---|
457 | Essentially the type above states that the \texttt{assembly} function correctly expands pseudoinstructions, and that the expanded instruction reside consecutively in memory. The fundamental hypothesis is correctness of the policy which |
---|
458 | allows to prove the inductive step of the proof, which is by induction over |
---|
459 | the assembly program. It is then simple to lift the property from lists |
---|
460 | of bytes (object code) to tries of bytes (i.e. code memories after loading). |
---|
461 | The \texttt{assembly\_ok} lemma does the lifting. |
---|
462 | |
---|
463 | We have established that every pseudoinstruction is compiled to a sequence of |
---|
464 | bytes that is found in memory at the expect place. This does not imply |
---|
465 | trivially that those bytes will be decoded in a correct way to recover the |
---|
466 | pseudoinstruction expansion. Indeed, we need first to prove a lemma that |
---|
467 | establish that the \texttt{fetch} function is the left inverse of the |
---|
468 | \texttt{assembly1} function: |
---|
469 | \begin{lstlisting} |
---|
470 | lemma fetch_assembly: |
---|
471 | $\forall$pc: Word. |
---|
472 | $\forall$i: instruction. |
---|
473 | $\forall$code_memory: BitVectorTrie Byte 16. |
---|
474 | $\forall$assembled: list Byte. |
---|
475 | assembled = assemble i $\rightarrow$ |
---|
476 | let len := $\mid$assembled$\mid$ in |
---|
477 | let pc_plus_len := pc + len in |
---|
478 | encoding_check pc pc_plus_len assembled $\rightarrow$ |
---|
479 | let $\langle$instr, pc', ticks$\rangle$ := fetch pc in |
---|
480 | instr = i $\wedge$ ticks = (ticks_of_instruction instr) $\wedge$ pc' = pc_plus_len. |
---|
481 | \end{lstlisting} |
---|
482 | We read \texttt{fetch\_assembly} as follows. |
---|
483 | Any time the encoding \texttt{assembled} of an instruction \texttt{i} |
---|
484 | is found in code memory starting at position \texttt{pc} (the hypothesis |
---|
485 | \texttt{encoding\_check} \ldots), when we fetch at address \texttt{pc} |
---|
486 | we retrieve the instruction \texttt{i}, the updated program counter |
---|
487 | is \texttt{pc} plus the length of the encoding, and the cost of the |
---|
488 | fetched instruction is the one predicted for \texttt{i}. |
---|
489 | Or, in plainer words, assembling, storing and then immediately fetching |
---|
490 | gets you back to where you started. |
---|
491 | |
---|
492 | Lemma \texttt{fetch\_assembly\_pseudo} is obtained by composition of \texttt{expand\_pseudo\_instruction} and \texttt{assembly\_1\_pseudoinstruction}: |
---|
493 | \XXX they do not exist any longer! |
---|
494 | \begin{lstlisting} |
---|
495 | lemma fetch_assembly_pseudo: |
---|
496 | $\forall$program: pseudo_assembly_program. |
---|
497 | $\forall$policy. |
---|
498 | $\forall$ppc. |
---|
499 | $\forall$code_memory. |
---|
500 | let $\langle$preamble, instr_list$\rangle$ := program in |
---|
501 | let pi := $\pi_1$ (fetch_pseudo_instruction instr_list ppc) in |
---|
502 | let pc := policy ppc in |
---|
503 | let instrs := expand_pseudo_instructio policy ppc pi in |
---|
504 | let $\langle$l, a$\rangle$ := assembly_1_pseudoinstruction policy ppc pi in |
---|
505 | let pc_plus_len := pc + l in |
---|
506 | encoding_check code_memory pc pc_plus_len a $\rightarrow$ |
---|
507 | fetch_many code_memory pc_plus_len pc instructions. |
---|
508 | \end{lstlisting} |
---|
509 | Here, \texttt{l} is the number of machine code instructions the pseudoinstruction at hand has been expanded into. |
---|
510 | We assemble a single pseudoinstruction with \texttt{assembly\_1\_pseudoinstruction}, which internally calls \texttt{expand\_pseudo\_instruction}. |
---|
511 | The function \texttt{fetch\_many} fetches multiple machine code instructions from code memory and performs some routine checks. |
---|
512 | |
---|
513 | Intuitively, Lemma \texttt{fetch\_assembly\_pseudo} can be read as follows. |
---|
514 | Suppose we expand the pseudoinstruction at \texttt{ppc} with the policy, obtaining the list of machine code instructions \texttt{instrs}. |
---|
515 | Suppose we also assemble the pseudoinstruction at \texttt{ppc} to obtain \texttt{a}, a list of bytes. |
---|
516 | Then, we check with \texttt{fetch\_many} that the number of machine instructions that were fetched matches the number of instruction that \texttt{expand\_pseudo\_instruction} expanded. |
---|
517 | |
---|
518 | The final lemma in this series is \texttt{fetch\_assembly\_pseudo2} that combines the Lemma \texttt{fetch\_assembly\_pseudo} with the correctness of the functions that load object code into the processor's memory: |
---|
519 | \begin{lstlisting} |
---|
520 | lemma fetch_assembly_pseudo2: |
---|
521 | $\forall$program. |
---|
522 | $\mid$snd program$\mid$ $\leq$ $2^{16}$ $\rightarrow$ |
---|
523 | $\forall$policy. |
---|
524 | policy is correct for program $\rightarrow$ |
---|
525 | $\forall$ppc. ppc < $\mid$snd program$\mid$ $\rightarrow$ |
---|
526 | let $\langle$labels, costs$\rangle$ := create_label_cost_map program in |
---|
527 | let $\langle$assembled, costs'$\rangle$ := $\pi_1$ (assembly program policy) in |
---|
528 | let cmem := load_code_memory assembled in |
---|
529 | let $\langle$pi, newppc$\rangle$ := fetch_pseudo_instruction program ppc in |
---|
530 | let instructions := expand_pseudo_instruction policy ppc pi in |
---|
531 | fetch_many cmem (policy newppc) (policy ppc) instructions. |
---|
532 | \end{lstlisting} |
---|
533 | |
---|
534 | Here we use $\pi_1$ to project the existential witness from the Russell-typed function \texttt{assembly}. |
---|
535 | We read \texttt{fetch\_assembly\_pseudo2} as follows. |
---|
536 | Suppose we are given an assembly program which can be addressed by a 16-bit word and a policy that is correct for this program. |
---|
537 | Suppose we are able to successfully assemble an assembly program using \texttt{assembly} and produce a code memory, \texttt{cmem}. |
---|
538 | Then, fetching a pseudoinstruction from the pseudo-code memory at address \texttt{ppc} corresponds to fetching a sequence of instructions from the real code memory using \texttt{policy} to expand pseudoinstructions. |
---|
539 | The fetched sequence corresponds to the expansion, according to the policy, of the pseudoinstruction. |
---|
540 | |
---|
541 | At first, the lemma appears to immediately imply the correctness of the assembler, but this property is \emph{not} strong enough to establish that the semantics of an assembly program has been preserved by the assembly process since it does not establish the correspondence between the semantics of a pseudoinstruction and that of its expansion. |
---|
542 | In particular, the two semantics differ on instructions that \emph{could} directly manipulate program addresses. |
---|
543 | |
---|
544 | % ---------------------------------------------------------------------------- % |
---|
545 | % SECTION % |
---|
546 | % ---------------------------------------------------------------------------- % |
---|
547 | \subsection{Correctness for `well-behaved' assembly programs} |
---|
548 | \label{subsect.total.correctness.for.well.behaved.assembly.programs} |
---|
549 | |
---|
550 | The traditional approach to verifying the correctness of an assembler is to treat memory addresses as opaque structures that cannot be modified. |
---|
551 | Memory is represented as a map from opaque addresses to the disjoint union of data and opaque addresses---addresses are kept opaque to prevent their possible `semantics breaking' manipulation by assembly programs: |
---|
552 | \begin{displaymath} |
---|
553 | \mathtt{Mem} : \mathtt{Addr} \rightarrow \mathtt{Bytes} + \mathtt{Addr} \qquad \llbracket - \rrbracket : \mathtt{Instr} \rightarrow \mathtt{Mem} \rightarrow \mathtt{option\ Mem} |
---|
554 | \end{displaymath} |
---|
555 | The semantics of a pseudoinstruction, $\llbracket - \rrbracket$, is given as a possibly failing function from pseudoinstructions and memory spaces to new memory spaces. |
---|
556 | The semantic function proceeds by case analysis over the operands of a given instruction, failing if either operand is an opaque address, or otherwise succeeding, updating memory. |
---|
557 | \begin{gather*} |
---|
558 | \llbracket \mathtt{ADD\ @A1\ @A2} \rrbracket^\mathtt{M} = \begin{cases} |
---|
559 | \mathtt{Byte\ b1},\ \mathtt{Byte\ b2} & \rightarrow \mathtt{Some}(\mathtt{M}\ \text{with}\ \mathtt{b1} + \mathtt{b2}) \\ |
---|
560 | -,\ \mathtt{Addr\ a} & \rightarrow \mathtt{None} \\ |
---|
561 | \mathtt{Addr\ a},\ - & \rightarrow \mathtt{None} |
---|
562 | \end{cases} |
---|
563 | \end{gather*} |
---|
564 | In this paper we take a different approach, tracing memory locations (and accumulators) that contain memory addresses. |
---|
565 | We prove that only those assembly programs that use addresses in `safe' ways have their semantics preserved by the assembly process---a sort of dynamic type system sitting atop memory. |
---|
566 | In principle this approach allows us to introduce some permitted \emph{benign} manipulations of addresses that the traditional approach cannot handle, therefore expanding the set of input programs that can be assembled correctly. |
---|
567 | This approach seems similar to one taken by Tuch \emph{et al}~\cite{tuch:types:2007} for reasoning about low-level C code. |
---|
568 | |
---|
569 | Our analogue of the semantic function above is merely a wrapper around the function that implements the semantics of machine code, paired with a function that keeps track of addresses. |
---|
570 | The semantics of pseudo- and machine code are then essentially shared. |
---|
571 | The only thing that changes at the assembly level is the presence of the new tracking function. |
---|
572 | |
---|
573 | However, with this approach we must detect (at run time) programs that manipulate addresses in well-behaved ways, according to some approximation of well-behavedness. |
---|
574 | We use an \texttt{internal\_pseudo\_address\_map} to trace addresses of code memory addresses in internal RAM: |
---|
575 | \begin{lstlisting} |
---|
576 | definition address_entry := upper_lower $\times$ Byte. |
---|
577 | |
---|
578 | definition internal_pseudo_address_map := |
---|
579 | (BitVectorTrie address_entry 7) $\times$ (BitVectorTrie address_entry 7) |
---|
580 | $\times$ (option address_entry). |
---|
581 | \end{lstlisting} |
---|
582 | Here, \texttt{upper\_lower} is a type isomorphic to the booleans. |
---|
583 | The implementation of \texttt{internal\_pseudo\_address\_map} is complicated by some peculiarities of the MCS-51's instruction set. |
---|
584 | Note here that all addresses are 16 bit words, but are stored (and manipulated) as 8 bit bytes. |
---|
585 | All \texttt{MOV} instructions in the MCS-51 must use the accumulator \texttt{A} as an intermediary, moving a byte at a time. |
---|
586 | The third component of \texttt{internal\_pseudo\_address\_map} therefore states whether the accumulator currently holds a piece of an address, and if so, whether it is the upper or lower byte of the address (using the \texttt{upper\_lower} flag) complete with the corresponding source address in full. |
---|
587 | The first and second components, on the other hand, performs a similar task for the higher and lower external RAM. |
---|
588 | Again, we use our \texttt{upper\_lower} flag to describe whether a byte is the upper or lower component of a 16-bit address. |
---|
589 | |
---|
590 | The \texttt{low\_internal\_ram\_of\_pseudo\_low\_internal\_ram} function converts the lower internal RAM of a \texttt{PseudoStatus} into the lower internal RAM of a \texttt{Status}. |
---|
591 | A similar function exists for high internal RAM. |
---|
592 | Note that both RAM segments are indexed using addresses 7-bits long: |
---|
593 | \begin{lstlisting} |
---|
594 | definition low_internal_ram_of_pseudo_low_internal_ram: |
---|
595 | internal_pseudo_address_map $\rightarrow$ policy $\rightarrow$ BitVectorTrie Byte 7 |
---|
596 | $\rightarrow$ BitVectorTrie Byte 7. |
---|
597 | \end{lstlisting} |
---|
598 | |
---|
599 | Next, we are able to translate \texttt{PseudoStatus} records into \texttt{Status} records using \texttt{status\_of\_pseudo\_status}. |
---|
600 | Translating a \texttt{PseudoStatus}'s code memory requires we expand pseudoinstructions and then assemble to obtain a trie of bytes. |
---|
601 | This never fails, provided that our policy is correct: |
---|
602 | \begin{lstlisting} |
---|
603 | definition status_of_pseudo_status: |
---|
604 | internal_pseudo_address_map $\rightarrow$ $\forall$pap. $\forall$ps: PseudoStatus pap. |
---|
605 | $\forall$policy. Status (code_memory_of_pseudo_assembly_program pap policy) |
---|
606 | \end{lstlisting} |
---|
607 | |
---|
608 | The \texttt{next\_internal\_pseudo\_address\_map} function is responsible for run time monitoring of the behaviour of assembly programs, in order to detect well-behaved ones. |
---|
609 | It returns a map that traces memory addresses in internal RAM after execution of the next pseudoinstruction, failing when the instruction tampers with memory addresses in unanticipated (but potentially correct) ways. |
---|
610 | It thus decides the membership of a strict subset of the set of well-behaved programs. |
---|
611 | \begin{lstlisting} |
---|
612 | definition next_internal_pseudo_address_map: internal_pseudo_address_map $\rightarrow$ |
---|
613 | $\forall$cm. (Identifier $\rightarrow$ PseudoStatus cm $\rightarrow$ Word) $\rightarrow$ $\forall$s: PseudoStatus cm. |
---|
614 | program_counter s < $2^{16}$ $\rightarrow$ option internal_pseudo_address_map |
---|
615 | \end{lstlisting} |
---|
616 | If we wished to allow `benign manipulations' of addresses, it would be this function that needs to be changed. |
---|
617 | Note we once again use dependent types to ensure that program counters are properly within bounds. |
---|
618 | The third argument is a function that resolves the concrete address of a label. |
---|
619 | |
---|
620 | The function \texttt{ticks\_of0} computes how long---in clock cycles---a pseudoinstruction will take to execute when expanded in accordance with a given policy. |
---|
621 | The function returns a pair of natural numbers, needed for recording the execution times of each branch of a conditional jump. |
---|
622 | \begin{lstlisting} |
---|
623 | definition ticks_of0: |
---|
624 | pseudo_assembly_program $\rightarrow$ (Identifier $\rightarrow$ Word) $\rightarrow$ $\forall$policy. Word $\rightarrow$ |
---|
625 | pseudo_instruction $\rightarrow$ nat $\times$ nat |
---|
626 | \end{lstlisting} |
---|
627 | An additional function, \texttt{ticks\_of}, is merely a wrapper around this function. |
---|
628 | |
---|
629 | Finally, we are able to state and prove our main theorem, relating the execution of a single assembly instruction and the execution of (possibly) many machine code instructions, as long as we are able to track memory addresses properly: |
---|
630 | \begin{lstlisting} |
---|
631 | theorem main_thm: |
---|
632 | $\forall$M, M': internal_pseudo_address_map. |
---|
633 | $\forall$program: pseudo_assembly_program. |
---|
634 | $\forall$program_in_bounds: $\mid$program$\mid$ $\leq$ $2^{16}$. |
---|
635 | let maps := create_label_cost_map program in |
---|
636 | let addr_of := ... in |
---|
637 | program is well labelled $\rightarrow$ |
---|
638 | $\forall$policy. policy is correct for program. |
---|
639 | $\forall$ps: PseudoStatus program. ps < $\mid$program$\mid$. |
---|
640 | next_internal_pseudo_address_map M program ... = Some M' $\rightarrow$ |
---|
641 | $\exists$n. execute n (status_of_pseudo_status M ps policy) = |
---|
642 | status_of_pseudo_status M' |
---|
643 | (execute_1_pseudo_instruction program |
---|
644 | (ticks_of program ($\lambda$id. addr_of id ps) policy) ps) policy. |
---|
645 | \end{lstlisting} |
---|
646 | The statement is standard for forward simulation, but restricted to \texttt{PseudoStatuses} \texttt{ps} whose next instruction to be executed is well-behaved with respect to the \texttt{internal\_pseudo\_address\_map} \texttt{M}. |
---|
647 | We explicitly require proof that the policy is correct, the program is well-labelled (i.e. no repeated labels, etc.) and the pseudo-program counter is in the program's bounds. |
---|
648 | Theorem \texttt{main\_thm} establishes the correctness of the assembly process and can be lifted to the forward simulation of an arbitrary number of well-behaved steps on the assembly program. |
---|
649 | |
---|
650 | % ---------------------------------------------------------------------------- % |
---|
651 | % SECTION % |
---|
652 | % ---------------------------------------------------------------------------- % |
---|
653 | \section{Conclusions} |
---|
654 | \label{sect.conclusions} |
---|
655 | |
---|
656 | We are proving the correctness of an assembler for MCS-51 assembly language. |
---|
657 | Our assembly language features labels, arbitrary conditional and unconditional jumps to labels, global data and instructions for moving this data into the MCS-51's single 16-bit register. |
---|
658 | Expanding these pseudoinstructions into machine code instructions is not trivial, and the proof that the assembly process is `correct', in that the semantics of a subset of assembly programs are not changed is complex. |
---|
659 | |
---|
660 | The formalisation is a component of CerCo which aims to produce a verified concrete complexity preserving compiler for a large subset of the C language. |
---|
661 | The verified assembler, complete with the underlying formalisation of the semantics of MCS-51 machine code, will form the bedrock layer upon which the rest of CerCo will build its verified compiler platform. |
---|
662 | |
---|
663 | We may compare our work to an `industrial grade' assembler for the MCS-51: SDCC~\cite{sdcc:2011}, the only open source C compiler that targets the MCS-51 instruction set. |
---|
664 | It appears that all pseudojumps in SDCC assembly are expanded to \texttt{LJMP} instructions, the worst possible jump expansion policy from an efficiency point of view. |
---|
665 | Note that this policy is the only possible policy \emph{in theory} that can preserve the semantics of an assembly program during the assembly process, coming at the expense of assembler completeness as the generated program may be too large for code memory, there being a trade-off between the completeness of the assembler and the efficiency of the assembled program. |
---|
666 | The definition and proof of a terminating, correct jump expansion policy is described elsewhere~\cite{boender:correctness:2012}. |
---|
667 | |
---|
668 | Verified assemblers could also be applied to the verification of operating system kernels and other formalised compilers. |
---|
669 | For instance the verified seL4 kernel~\cite{klein:sel4:2009}, CompCert~\cite{leroy:formally:2009} and CompCertTSO~\cite{sevcik:relaxed-memory:2011} all explicitly assume the existence of trustworthy assemblers. |
---|
670 | The fact that an optimising assembler cannot preserve the semantics of all assembly programs may have consequences for these projects. |
---|
671 | |
---|
672 | Our formalisation exploits dependent types in different ways and for multiple purposes. |
---|
673 | The first purpose is to reduce potential errors in the formalisation of the microprocessor. |
---|
674 | Dependent types are used to constrain the size of bitvectors and tries that represent memory quantities and memory areas respectively. |
---|
675 | They are also used to simulate polymorphic variants in Matita, in order to provide precise typings to various functions expecting only a subset of all possible addressing modes that the MCS-51 offers. |
---|
676 | Polymorphic variants nicely capture the absolutely unorthogonal instruction set of the MCS-51 where every opcode must accept its own subset of the 11 addressing mode of the processor. |
---|
677 | |
---|
678 | The second purpose is to single out sources of incompleteness. |
---|
679 | By abstracting our functions over the dependent type of correct policies, we were able to manifest the fact that the compiler never refuses to compile a program where a correct policy exists. |
---|
680 | This also allowed to simplify the initial proof by dropping lemmas establishing that one function fails if and only if some previous function does so. |
---|
681 | |
---|
682 | Finally, dependent types, together with Matita's liberal system of coercions, allow us to simulate almost entirely in user space the proof methodology `Russell' of Sozeau~\cite{sozeau:subset:2006}. |
---|
683 | Not every proof has been carried out in this way: we only used this style to prove that a function satisfies a specification that only involves that function in a significant way. |
---|
684 | It would not be natural to see the proof that fetch and assembly commute as the specification of one of the two functions. |
---|
685 | |
---|
686 | \subsection{Related work} |
---|
687 | \label{subsect.related.work} |
---|
688 | % piton |
---|
689 | We are not the first to consider the correctness of an assembler for a non-trivial assembly language. |
---|
690 | The most impressive piece of work in this domain is Piton~\cite{moore:piton:1996}, a stack of verified components, written and verified in ACL2, ranging from a proprietary FM9001 microprocessor verified at the gate level, to assemblers and compilers for two high-level languages---Lisp and $\mu$Gypsy~\cite{moore:grand:2005}. |
---|
691 | % jinja |
---|
692 | Klein and Nipkow also provide a compiler, virtual machine and operational semantics for the Jinja~\cite{klein:machine:2006} language and prove that their compiler is semantics and type preserving. |
---|
693 | |
---|
694 | Though other verified assemblers exist what sets our work apart from that above is our attempt to optimise the generated machine code. |
---|
695 | This complicates a formalisation as an attempt at the best possible selection of machine instructions must be made---especially important on devices with limited code memory. |
---|
696 | Care must be taken to ensure that the time properties of an assembly program are not modified by assembly lest we affect the semantics of any program employing the MCS-51's I/O facilities. |
---|
697 | This is only possible by inducing a cost model on the source code from the optimisation strategy and input program. |
---|
698 | |
---|
699 | \subsection{Resources} |
---|
700 | \label{subsect.resources} |
---|
701 | Our source files are available at~\url{http://cerco.cs.unibo.it}. |
---|
702 | We assumed several properties of `library functions', e.g. modular arithmetic and datastructure manipulation. |
---|
703 | We axiomatised various small functions needed to complete the main theorems, as well as some `routine' proof obligations of the theorems themselves, in focussing on the main meat of the theorems. |
---|
704 | We believe that the proof strategy is sound and that all axioms can be closed, up to minor bugs that should have local fixes that do not affect the global proof strategy. |
---|
705 | |
---|
706 | The complete development is spread across 29 files with around 20,000 lines of Matita source. |
---|
707 | Relavent files are: \texttt{AssemblyProof.ma}, \texttt{AssemblyProofSplit.ma} and \texttt{AssemblyProofSplitSplit.ma}, consisting of approximately 4500 lines of Matita source. |
---|
708 | Numerous other lines of proofs are spread all over the development because of dependent types and the Russell proof style, which does not allow one to separate the code from the proofs. |
---|
709 | The low ratio between source lines and the number of lines of proof is unusual, but justified by the fact that the pseudo-assembly and the assembly language share most constructs and large swathes of the semantics are shared. |
---|
710 | |
---|
711 | \bibliography{cpp-2012-asm.bib} |
---|
712 | |
---|
713 | \end{document}\renewcommand{\verb}{\lstinline} |
---|
714 | \def\lstlanguagefiles{lst-grafite.tex} |
---|
715 | \lstset{language=Grafite} |
---|