source: Deliverables/D4.1/Report/report.tex @ 395

Last change on this file since 395 was 395, checked in by mulligan, 10 years ago

Lots added from this afternoon to report. Implemented nearly all improvements CSC suggested.

File size: 36.3 KB
Line 
1\documentclass[11pt, epsf, a4wide]{article}
2
3\usepackage{../../style/cerco}
4
5\usepackage{amsfonts}
6\usepackage{amsmath}
7\usepackage{amssymb} 
8\usepackage[english]{babel}
9\usepackage{graphicx}
10\usepackage[utf8x]{inputenc}
11\usepackage{listings}
12\usepackage{stmaryrd}
13\usepackage{url}
14
15\title{
16INFORMATION AND COMMUNICATION TECHNOLOGIES\\
17(ICT)\\
18PROGRAMME\\
19\vspace*{1cm}Project FP7-ICT-2009-C-243881 \cerco{}}
20
21\lstdefinelanguage{matita-ocaml}
22  {keywords={ndefinition,ncoercion,nlemma,ntheorem,nremark,ninductive,nrecord,nqed,nlet,let,in,rec,match,return,with,Type},
23   morekeywords={[2]nwhd,nnormalize,nelim,ncases,ndestruct},
24   morekeywords={[3]type,of},
25   mathescape=true,
26  }
27
28\lstset{language=matita-ocaml,basicstyle=\small\tt,columns=flexible,breaklines=false,
29        keywordstyle=\color{red}\bfseries,
30        keywordstyle=[2]\color{blue},
31        keywordstyle=[3]\color{blue}\bfseries,
32        commentstyle=\color{green},
33        stringstyle=\color{blue},
34        showspaces=false,showstringspaces=false}
35
36\lstset{extendedchars=false}
37\lstset{inputencoding=utf8x}
38\DeclareUnicodeCharacter{8797}{:=}
39\DeclareUnicodeCharacter{10746}{++}
40\DeclareUnicodeCharacter{9001}{\ensuremath{\langle}}
41\DeclareUnicodeCharacter{9002}{\ensuremath{\rangle}}
42
43\date{}
44\author{}
45
46\begin{document}
47
48\thispagestyle{empty}
49
50\vspace*{-1cm}
51\begin{center}
52\includegraphics[width=0.6\textwidth]{../../style/cerco_logo.png}
53\end{center}
54
55\begin{minipage}{\textwidth}
56\maketitle
57\end{minipage}
58
59\vspace*{0.5cm}
60\begin{center}
61\begin{LARGE}
62\textbf{
63Report n. D4.1\\
64Executable Formal Semantics of Machine Code}
65\end{LARGE} 
66\end{center}
67
68\vspace*{2cm}
69\begin{center}
70\begin{large}
71Version 1.0
72\end{large}
73\end{center}
74
75\vspace*{0.5cm}
76\begin{center}
77\begin{large}
78Main Authors:\\
79Dominic P. Mulligan and Claudio Sacerdoti Coen
80\end{large}
81\end{center}
82
83\vspace*{\fill}
84
85\noindent
86Project Acronym: \cerco{}\\
87Project full title: Certified Complexity\\
88Proposal/Contract no.: FP7-ICT-2009-C-243881 \cerco{}\\
89
90\clearpage
91\pagestyle{myheadings}
92\markright{\cerco{}, FP7-ICT-2009-C-243881}
93
94\newpage
95
96\vspace*{7cm}
97\paragraph{Abstract}
98We discuss the implementation of a prototype O'Caml emulator for the Intel 8051/8052 eight bit processor, and its subsequent formalisation in the dependently typed proof assistant Matita.
99In particular, we focus on the decisions made during the design of both emulators, and how the design of the O'Caml emulator had to be modified in order to fit into the more stringent type system of Matita.
100
101Both emulators provide an `executable formal semantics of machine code' for our target processor, per the description of the Deliverable in the \textsf{CerCo} Grant Agreement.
102\newpage
103
104\tableofcontents
105
106\newpage
107
108\section{Task}
109\label{sect.task}
110
111The Grant Agreement states that Task T4.1, entitled `Executable Formal Semantics of Machine Code' has associated deliverable D4.1 consisting of the following:
112\begin{quotation}
113\textbf{Executable Formal Semantics of Machine Code}: Formal definition of the semantics of the target language.
114The semantics will be given in a functional (and hence executable) form, useful for testing, validation and project assessment.
115\end{quotation}
116This report details our implementation of this deliverable.
117
118\subsection{Connection with other deliverables}
119\label{subsect.connection.other.deliverables}
120
121Deliverable D4.1 is an executable formal semantics of the machine code of our target processor (a brief overview of the processor architecture is provided in Section~\ref{sect.brief.overview.target.processor}).
122We provide an executable semantics in both O'Caml and the internal language of the Matita proof assistant.
123
124The C compiler delivered by Work Package 3 will eventually produce machine code executable by our emulator, and we expect that the emulator will be useful as a debugging aid for the compiler writers.
125Further, additional deliverables listed under Work Package 4 will later make use of the work reported in this document.
126In particular, Deliverables D4.2 and D4.3 entail the implementation of a formalised version of the intermediate language of the compiler, along with an executable formal semantics of these languages.
127We expect our emulator will be of great use in the implementation of both of these deliverables for debugging and testing purposes.
128
129\section{A brief overview of the target processor}
130\label{sect.brief.overview.target.processor}
131
132The MCS-51 is an eight bit microprocessor introduced by Intel in the late 1970s.
133Commonly called the 8051, in the three decades since its introduction the processor has become a highly popular target for embedded systems engineers.
134Further, the processor and its immediate successor, the 8052, is still manufactured by a host of semiconductor suppliers---many of them European---including Atmel, Siemens Semiconductor, NXP (formerly Phillips Semiconductor), Texas Instruments, and Maxim (formerly Dallas Semiconductor).
135
136The 8051 is a well documented processor, and has the additional support of numerous open source and commercial tools, such as compilers for high-level languages and emulators.
137For instance, the open source Small Device C Compiler (SDCC) recognises a dialect of C, and other compilers targeting the 8051 for BASIC, Forth and Modula-2 are also extant.
138An open source emulator for the processor, MCU8051 IDE, is also available.
139
140The 8051 has a relatively straightforward architecture, unencumbered by advanced features of modern processors, making it an ideal target for formalisation.
141A high-level overview of the processor's memory layout is provided in Figure~\ref{fig.memory.layout}.
142
143Processor RAM is divided into numerous segments, with the most prominent division being between internal and (optional) external memory.
144Internal memory, commonly provided on the die itself with fast access, is further divided into 128 bytes of internal RAM and numerous Special Function Registers (SFRs) which control the operation of the processor.
145Internal RAM (IRAM) is further divided into a eight general purpose bit-addressable registers (R0--R7).
146These sit in the first eight bytes of IRAM, though can be programmatically `shifted up' as needed.
147Bit memory, followed by a small amount of stack space resides in the memory space immediately after the register banks.
148What remains of the IRAM may be treated as general purpose memory.
149A schematic view of IRAM layout is provided in Figure~\ref{fig.iram.layout}.
150
151External RAM (XRAM), limited to 64 kilobytes, is optional, and may be provided on or off chip, depending on the manufacturer.
152XRAM is accessed using a dedicated instruction.
153External code memory (XCODE) is often stored in the form of an EPROM, and limited to 64 kilobytes in size.
154However, depending on the particular manufacturer and processor model, a dedicated on-die read-only memory area for program code (ICODE) may also be supplied.
155
156Memory may be addressed in numerous ways: immediate, direct, indirect, external direct and code indirect.
157As the latter two addressing modes hint, there are some restrictions enforced by the 8051 and its derivatives on which addressing modes may be used with specific types of memory.
158For instance, the 128 bytes of extra internal RAM that the 8052 features cannot be addressed using indirect addressing; rather, external (in)direct addressing must be used.
159
160The 8051 series possesses an eight bit Arithmetic and Logic Unit (ALU), with a wide variety of instructions for performing arithmetic and logical operations on bits and integers.
161Further, the processor possesses two eight bit general purpose accumulators, A and B.
162
163Communication with the device is facilitated by an onboard UART serial port, and associated serial controller, which can operate in numerous modes.
164Serial baud rate is determined by one of two sixteen bit timers included with the 8051, which can be set to multiple modes of operation.
165(The 8052 provides an additional sixteen bit timer.)
166As an additional method of communication, the 8051 also provides a four byte bit-addressable input-output port.
167
168The programmer may take advantage of the interrupt mechanism that the processor provides.
169This is especially useful when dealing with input or output involving the serial device, as an interrupt can be set when a whole character is sent or received via the serial port.
170
171Interrupts immediately halt the flow of execution of the processor, and cause the program counter to jump to a fixed address, where the requisite interrupt handler is stored.
172However, interrupts may be set to one of two priorities: low and high.
173The interrupt handler of an interrupt with high priority is executed ahead of the interrupt handler of an interrupt of lower priority, interrupting a currently executing handler of lower priority, if necessary.
174
175The 8051 has interrupts disabled by default.
176The programmer is free to handle serial input and output manually, by poking serial flags in the SFRs.
177Similarly, `exceptional circumstances' that would otherwise trigger an interrupt on more modern processors, for example, division by zero, are also signalled by setting flags.
178
179\begin{figure}[t]
180\begin{center}
181\includegraphics[scale=0.5]{memorylayout.png}
182\end{center}
183\caption{High level overview of the 8051 memory layout}
184\label{fig.memory.layout}
185\end{figure}
186
187\begin{figure}[t]
188\begin{center}
189\includegraphics[scale=0.5]{iramlayout.png}
190\end{center}
191\caption{Schematic view of 8051 IRAM layout}
192\label{fig.iram.layout}
193\end{figure}
194
195\section{The emulator in O'Caml}
196\label{sect.emulator.in.ocaml}
197
198We discuss decisions made during the design of the prototype O'Caml emulator.
199
200\subsection{Lack of orthogonality in instruction set}
201\label{subsect.lack.orthogonality.instruction.set}
202
203The instruction set of 8051 assembly is highly irregular.
204For instance, consider the MOV instruction, which implements a data transfer between two memory locations, which takes eighteen possible combinations of addressing modes.
205
206We handle this problem by introducing `unions' of types, using O'Caml's polymorphic variants feature:
207\begin{quote}
208\begin{lstlisting}
209type ('a, 'b) union2 = [ `U1 of 'a | `U2 of 'b ]
210\end{lstlisting}
211\end{quote}
212(We also introduce \texttt{union3} and \texttt{union6}, which suffice for our purposes.)
213
214Using these union types, we can rationalise the inductive type encoding the assembly instruction set.
215For instance:
216\begin{quote}
217\begin{lstlisting}
218type 'addr preinstruction =
219...
220  | `XRL of (acc * [ data | reg | direct | indirect ],
221             direct * [ acc | data ]) union2
222...
223\end{lstlisting}
224\end{quote}
225That is, the \texttt{XRL} instruction\footnote{Exclusive disjunction.} take either the accumulator A as its first argument, followed by data with one of data, register, direct or indirect addressing modes, or takes data with a direct addressing mode as its first argument, with either the accumulator A or data with the data addressing mode as its second argument.
226
227Further, all functions that must pattern match against the \texttt{(pre)instruction} inductive type are also simplified using this technique.
228Using O'Caml's ability to perform `deep pattern' matches, we may pattern match against \texttt{`XRL(`U1(arg1, arg2))} and have the guarantee that \texttt{arg1} takes the form \texttt{`ACC\_A}.
229
230\subsection{Pseudo-instructions and labels}
231\label{subsect.pseudo-instructions.labels}
232
233Per the description of Deliverable D4.1 in the Grant Agreement above, the 8051 emulator must eventually interface with the C compiler frontend of Deliverable D3.2, produced in Paris.
234After consultation, it was found that the design of the compiler frontend could be simplified considerably with the introduction of \emph{pseudoinstructions} and labels.
235
236We introduce three new pseudoinstructions---\texttt{Jump}, \texttt{Call}, and \texttt{Mov}---corresponding to unconditional jumps, procedure calls and data transfers respectively.
237We also `promote' all unlabeled conditional jumps in 8051 assembly to labeled pseudojumps; one can now jump to a label conditionally, as opposed to jumping to a fixed relative offset.
238Further, we introduce labels for jumping to, and cost annotations, used by the Paris team.
239
240The three new pseudoinstructions, along with the promoted conditional jumps, allow the Paris team to abstract away from the differences between different types of unconditional jump (the 8051 has three different sorts, depending on the length of the jump), as well as abstract away the differences between memory transfers and calls.
241However, the emulator must perform an expansion stage, during which pseudoinstructions are translated to `real' 8051 assembly instructions.
242
243The introduction of labeled conditional jumps slightly complicates our type of abstract syntax for 8051 assembly.
244We define an inductive type representing conditional jumps in 8051 assembly code, parameterised by a type representing relative offsets:s
245\begin{quote}
246\begin{lstlisting}
247type 'addr jump =
248  [ `JC of 'addr
249  | `JNC of 'addr
250...
251\end{lstlisting}
252\end{quote}
253An inductive type of preinstructions is defined, which is also parameterised by a type representing relative offsets in assembly code, and incorporates the inductive type of conditional jumps:
254\begin{quote}
255\begin{lstlisting}
256type 'addr preinstruction =
257  [ `ADD of acc * [ reg | direct | indirect | data ]
258...
259  | 'addr jump
260...
261\end{lstlisting}
262\end{quote}
263A type representing instructions is defined, choosing a concrete type for relative offsets:
264\begin{quote}
265\begin{lstlisting}
266type instruction = rel preinstruction
267\end{lstlisting}
268\end{quote}
269Here, \texttt{rel} is a type which `wraps up' a byte.
270Finally, this type of instructions is incorporated into a type of labelled instructions:
271\begin{quote}
272\begin{lstlisting}
273type labelled_instruction =
274  [ instruction
275  | `Cost of string
276  | `Label of string
277  | `Jmp of string
278  | `Call of string
279  | `Mov of dptr * string
280  | `WithLabel of [`Label of string] jump
281]
282\end{lstlisting}
283\end{quote}
284Throughout, we make heavy use of polymorphic variants to deal with issues relating to subtyping.
285
286As mentioned, the emulator must now handle an additional expansion stage, removing pseudoinstructions in favour of real, 8051 assembly instructions.
287This is relatively straightforward, and is done in two stages.
288
289The first stage consists of iterating over an assembly program, building a dictionary of all labels and their position in the program.
290The second stage consists of iterating over the same program and replacing all pseudojumps (both conditional and unconditional) with an 8051 jump to the requisite computed offset.
291One subtletly persists, however.
292
293The 8051 has three different types of unconditional jump, depending on the length of the jump to be used: \texttt{AJMP}, \texttt{JMP} and \texttt{LJMP}.
294The instructions \texttt{AJMP} and \texttt{JMP} are short jumps, whereas \texttt{LJMP} is a long jump, capable of reaching anywhere in the program.
295At the moment, the second pass of the expansion stage replaces all unconditional pseudojumps with a \texttt{LJMP} for simplicity.
296We do, however, plan to improve this process for efficiency reasons, expanding to shorter jumps where feasible.
297
298\subsection{Validation}
299\label{subsect.validation}
300
301In validating the design and implementation of the O'Caml emulator we used two tactics:
302\begin{enumerate}
303\item
304Use of multiple manufacturer's data sheets (both the Siemens Semiconductor and Phillips Semiconductor specifications for the 8051, as well as online sources such as the Keil website).
305We found typographic errors in manufacturer's data sheets which were resolved by consulting an alternative sheet.
306\item
307Use of reference compilers and emulators.
308The operation of the emulator was manually tested by reference to \textsc{mcu 8051 ide}, an emulator for the 8051 series processor.
309A number of small C programs were compiled in SDCC\footnote{See the \texttt{GCC} directory for a selection of them.}.
310The resulting IHX files were disassembled by \textsc{mcu 8051 ide}.
311(IHX files are a standard format for transferring compiled assembly code onto an 8051 series processor, produced by SDCC and all other compilers that target that 8051.)
312The status changes in both emulators were then compared.
313
314For further validation, the output of the compiled C programs from SDCC was compared with the output of the same programs in GCC, in order to pre-empt the introduction of bugs in the emulator inherited from a faulty C compiler.
315\end{enumerate}
316
317As a further check, the design and operation of the emulator was compared with the textual description of online tutorials on 8051 programming, such as those found at \url{http://www.8052.com}.
318
319\section{The emulator in Matita}
320\label{sect.emulator.in.matita}
321
322The O'Caml emulator served as a testbed and prototype for an emulator written in the internal language of the Matita proof assistant.
323We describe our work porting the emulator to Matita, especially where the design of the Matita emulator differs from that of the O'Caml version.
324
325\subsection{What we do not implement}
326\label{subsect.what.we.do.not.implement}
327
328Our O'Caml 8051 emulator provides functions for reading and parsing Intel IHX format files.
329We do not implement these functions in the Matita emulator, as Matita provides no means of input or output.
330
331\subsection{Auxilliary data structures and libraries}
332\label{subsect.auxilliary.data.structures.and.libraries}
333
334A small library of data structures was written, along with basic functions operating over them.
335Implemented data structures include: Booleans, option types, lists, Cartesian products, Natural numbers, fixed-length vectors, and sparse tries.
336
337Our type of vectors, in particular, makes heavy use of dependent types.
338Probing vectors is `type safe' for instance: we cannot index into a vector beyond the vector's length.
339
340We represent bits as Boolean values.
341Nibbles, bytes, words, and so on, are represented as fixed length (bit)vectors of the requisite length.
342
343\subsection{The emulator state}
344\label{subsect.emulator.state}
345
346We represent all processor memory in the Matita emulator as a sparse (bitvector)trie:
347
348\begin{quote}
349\begin{lstlisting}
350ninductive BitVectorTrie (A: Type[0]): Nat $\rightarrow$ Type[0] ≝
351  Leaf: A $\rightarrow$ BitVectorTrie A Z
352| Node: ∀n: Nat. BitVectorTrie A n $\rightarrow$ BitVectorTrie A n $\rightarrow$ BitVectorTrie A (S n)
353| Stub: ∀n: Nat. BitVectorTrie A n.
354\end{lstlisting}
355\end{quote}
356
357Nodes are addressed by a bitvector index, representing a path through the tree.
358At any point in the tree, a \texttt{Stub} may be inserted, representing a `hole' in the tree.
359All functions operating on tries use dependent types to enforce the invariant that the height of the tree and the length of the bitvector representing a path through the tree are the same.
360
361We probe a trie with the \texttt{lookup} function.
362This takes an additional argument representing the value to be returned should a stub, representing uninitialised data, be encountered during traversal.
363
364Like the O'Caml emulator, we use a record to represent processor state:
365
366\begin{quote}
367\begin{lstlisting}
368nrecord Status: Type[0] ≝
369{
370  code_memory: BitVectorTrie Byte sixteen;
371  low_internal_ram: BitVectorTrie Byte seven;
372  high_internal_ram: BitVectorTrie Byte seven;
373  external_ram: BitVectorTrie Byte sixteen;
374 
375  program_counter: Word;
376 
377  special_function_registers_8051: Vector Byte nineteen;
378  special_function_registers_8052: Vector Byte five;
379 
380  ...
381}.
382\end{lstlisting}
383\end{quote}
384
385However, we `squash' the \texttt{Status} record in the Matita emulator by grouping all 8051 SFRs (respectively, 8052 SFRs) into a single vector of bytes, as opposed to representing them as explicit fields in the record itself.
386We then provide functions that index into the respective vector to `get' and `set' the respective SFRs.
387This is due to record typechecking in Matita being slow for large records.
388
389\subsection{Dealing with partiality}
390\label{subsect.dealing.with.partiality}
391
392The O'Caml 8051 emulator makes use of a number of partial functions.
393These functions either \texttt{assert false}\footnote{O'Caml idiom: immediately halts execution of the running program.} or do not perform a comprehensive pattern analysis over their inputs.
394There are a number of possible reasons for this:
395\begin{enumerate}
396\item
397\textbf{Incomplete pattern analyses} are used where we are confident that the particular pattern match in question should never occur, for instance if the calling function performs a test beforehand, or where the emulator should fail anyway if a particular unchecked pattern is used as input.
398An example of a function which exhibits the latter behaviour is \texttt{set\_arg\_16} from \texttt{ASMInterpret.ml}, which fails with a pattern match exception if called on an input representing an eight bit argument.
399\item
400\textbf{Assert false} may be called if the emulator finds itself in an `impossible situation', such as encountering an empty list where a list containing one element is expected.
401In this respect, we used \texttt{assert false} in a similar way to the previously described use of incomplete pattern analysis.
402\item
403\textbf{Assert false} may be called is some feature of the physical 8051 processor is not implemented in the O'Caml emulator and an executing program is attempting to use it.
404\end{enumerate}
405
406The three manifestations of partiality above can be split into two types: partiality that manifests itself due to O'Caml's type system not being strong enough to rule the cause out, and partiality that signals a `real' crash in the processor due to the user attempting to use an unimplemented feature.
407Items 1 and 2 belong to the former class, Item 3 to the latter.
408
409Clearly Items 1 and 2 above must be addressed in the Matita formalisation.
410Item 2 is solved through extensive use of dependent types.
411Indexing into lists and vectors, for instance, is always `type safe', as we provide probing functions with strong dependent types.
412
413Item 1 is perhaps the most problematic of the three problems, as we either have to provide an exhaustive case analysis, use pattern wildcards, or find a clever way of encoding the possible patterns that are expected as input in the type of a function.
414We employ a technique that implements the latter idea.
415This is discussed in Subsection~\ref{subsect.addressing.modes.use.of.dependent.types}.
416
417To solve Item 3 above in the Matita formalisation of the emulator, we introduce an axiom \texttt{not\_implemented} of type \texttt{False}.
418When the emulator attempts to use an unimplemented feature, we introduce a metavariable, corresponding to an open proof obligation.
419These obligations are closed by performing a case analysis over \texttt{not\_implemented}.
420
421\subsection{Addressing modes: use of dependent types}
422\label{subsect.addressing.modes.use.of.dependent.types}
423
424We provide an inductive data type representing all possible addressing modes of 8051 assembly.
425This is the type that functions will pattern match against.
426
427\begin{quote}
428\begin{lstlisting}
429ninductive addressing_mode: Type[0] ≝
430  DIRECT: Byte $\rightarrow$ addressing_mode
431| INDIRECT: Bit $\rightarrow$ addressing_mode
432...
433\end{lstlisting}
434\end{quote}
435However, we also wish to express in the type of our functions the \emph{impossibility} of pattern matching against certain constructors.
436In order to do this, we introduce an inductive type of addressing mode `tags'.
437The constructors of \texttt{addressing\_mode\_tag} are in one-one correspondence with the constructors of \texttt{addressing\_mode}:
438\begin{quote}
439\begin{lstlisting}
440ninductive addressing_mode_tag : Type[0] ≝
441  direct: addressing_mode_tag
442| indirect: addressing_mode_tag
443...
444\end{lstlisting}
445\end{quote}
446We then provide a function that checks whether an \texttt{addressing\_mode} is `morally' an \texttt{addressing\_mode\_tag}, as follows:
447\begin{quote}
448\begin{lstlisting}
449nlet rec is_a (d:addressing_mode_tag) (A:addressing_mode) on d ≝
450  match d with
451   [ direct $\Rightarrow$ match A with [ DIRECT _ $\Rightarrow$ true | _ $\Rightarrow$ false ]
452   | indirect $\Rightarrow$ match A with [ INDIRECT _ $\Rightarrow$ true | _ $\Rightarrow$ false ]
453...
454\end{lstlisting}
455\end{quote}
456We also extend this check to vectors of \texttt{addressing\_mode\_tag}'s in the obvious manner:
457\begin{quote}
458\begin{lstlisting}
459nlet rec is_in (n: Nat) (l: Vector addressing_mode_tag n) (A:addressing_mode) on l ≝
460 match l return $\lambda$m.$\lambda$_ :Vector addressing_mode_tag m.Bool with
461  [ VEmpty $\Rightarrow$ false
462  | VCons m he (tl: Vector addressing_mode_tag m) $\Rightarrow$
463     is_a he A $\vee$ is_in ? tl A ].
464\end{lstlisting}
465\end{quote}
466Here \texttt{VEmpty} and \texttt{VCons} are the two constructors of the \texttt{Vector} data type, and $\mathtt{\vee}$ is inclusive disjunction on Booleans.
467\begin{quote}
468\begin{lstlisting}
469nrecord subaddressing_mode (n: Nat) (l: Vector addressing_mode_tag (S n)) : Type[0] ≝
470{
471  subaddressing_modeel :> addressing_mode;
472  subaddressing_modein: bool_to_Prop (is_in ? l subaddressing_modeel)
473}.
474\end{lstlisting}
475\end{quote}
476We can now provide an inductive type of preinstructions with precise typings:
477\begin{quote}
478\begin{lstlisting}
479ninductive preinstruction (A: Type[0]): Type[0] ≝
480   ADD: $\llbracket$ acc_a $\rrbracket$ $\rightarrow$ $\llbracket$ register; direct; indirect; data $\rrbracket$ $\rightarrow$ preinstruction A
481 | ADDC: $\llbracket$ acc_a $\rrbracket$ $\rightarrow$ $\llbracket$ register; direct; indirect; data $\rrbracket$ $\rightarrow$ preinstruction A
482...
483\end{lstlisting}
484\end{quote}
485Here $\llbracket - \rrbracket$ is syntax denoting a vector.
486We see that the constructor \texttt{ADD} expects two parameters, the first being the accumulator A (\texttt{acc\_a}), and the second being one of a register, direct, indirect or data addressing mode.
487
488The final, missing component is a pair of type coercions from \texttt{addressing\_mode} to \texttt{subaddressing\_mode} and from \texttt{subaddressing\_mode} to \texttt{Type$\lbrack0\rbrack$}, respectively.
489The previous machinery allows us to state in the type of a function what addressing modes that function expects.
490For instance, consider \texttt{set\_arg\_16}, which expects only a \texttt{DPTR}:
491\begin{quote}
492\begin{lstlisting}
493ndefinition set_arg_16: Status $\rightarrow$ Word $\rightarrow$ $\llbracket$ dptr $\rrbracket$ $\rightarrow$ Status ≝
494  $\lambda$s, v, a.
495   match a return $\lambda$x. bool_to_Prop (is_in ? $\llbracket$ dptr $\rrbracket$ x) $\rightarrow$ ? with
496     [ DPTR $\Rightarrow$ $\lambda$_: True.
497       let 〈 bu, bl 〉 := split $\ldots$ eight eight v in
498       let status := set_8051_sfr s SFR_DPH bu in
499       let status := set_8051_sfr status SFR_DPL bl in
500         status
501     | _ $\Rightarrow$ $\lambda$_: False.
502       match K in False with
503       [
504       ]
505     ] (subaddressing_modein $\ldots$ a).
506\end{lstlisting}
507\end{quote}
508All other cases are discharged by the catch-all at the bottom of the match expression.
509Attempting to match against another addressing mode not indicated in the type (for example, \texttt{REGISTER}) will produce a type-error.
510
511\subsection{Validation}
512\label{subsect.matita.validation}
513
514The Matita emulator is executable from within Matita (naturally, the speed of execution is only a fraction of the speed of the O'Caml emulator).
515In particular, we provide a function \texttt{execute\_trace} which executes a fixed number of steps of an 8051 assembly program, returning a trace of the instructions executed, in the form of a list.
516This trace may then be compared with the trace produced by the O'Caml emulator when executing a program for validation purposes.
517
518\subsection{Future work}
519\label{subsect.future.work}
520
521The Matita emulator is written in the latest public Subversion repository version of Matita.
522However, this version is in an intermediate stage between the `old' Matita, and a new, more streamlined version of the proof assistant.
523As a result, some key features of the system are currently missing in the repository version of Matita, most notably program code extraction from a Matita theory file.
524
525The new, rewritten version of Matita reinstates the missing functionality.
526We plan, once the newer version is released, to port the Matita emulator to the most up-to-date version of the proof assistant.
527This will allow us to extract a verified O'Caml emulator from the Matita theory files.
528
529\newpage
530
531\section{Listing of O'Caml files and functions}
532\label{sect.listing.ocaml.files.functions}
533
534\subsection{Listing of O'Caml files}
535\label{subsect.listing.ocaml.files}
536
537\begin{center}
538\begin{tabular*}{0.9\textwidth}{p{3cm}p{9cm}}
539Title & Description \\
540\hline
541\texttt{ASM.mli} & Containts algebraic datatypes representing assembly code. \\
542\texttt{ASMInterpret.ml} & Contains the main emulation function, and auxiliary datatypes and functions necessary for emulation. \\
543\texttt{BitVectors.ml} & Contains an implementation of bitvectors, using polymorphic variants to emulate dependent types. \\
544\texttt{IntelHex.ml} & Contains functions for parsing the Intel IHX file format. \\
545\texttt{MatitaPretty.ml} & Functions for pretty printing an assembly abstract syntax tree in the O'Caml compiler into its equivalent form in the Matita compiler. \\
546\texttt{Parser.ml} & Generic functional parser combinators used for parsing the Intel IHX file format. \\
547\texttt{Physical.ml} & Functions implementing arithmetic (for instance, addition and subtraction with carry) on bitvectors. \\
548\texttt{Pretty.ml} & Functions for pretty printing assembly abstract syntax trees in the O'Caml compiler into a string form. \\
549\texttt{Test.ml} & Test harness for emulator.  Reads in and parses an Intel IHX file, and executes the resulting program. \\
550\texttt{ToMatita.ml} & Funtions for exporting an Intel IHX file to a form the Matita emulator can understand. \\
551\texttt{Util.ml} & Miscellaneous utility functions that do not fit elsewhere. \\
552\end{tabular*}
553\end{center}
554
555\subsection{Selected important functions}
556\label{subsect.selected.important.functions}
557
558\subsubsection{From \texttt{ASMInterpret.ml(i)}}
559
560\begin{center}
561\begin{tabular*}{0.85\textwidth}{p{3cm}@{\quad}p{9cm}}
562Name & Description \\
563\hline
564\texttt{assembly} & Assembles an abstract syntax tree representing an 8051 assembly program into a list of bytes, its compiled form. \\
565\texttt{initialize} & Initializes the emulator status. \\
566\texttt{load} & Loads an assembled program into the emulator's code memory. \\
567\texttt{fetch} & Fetches the next instruction, and automatically increments the program counter. \\
568\texttt{execute} & Emulates the processor.  Accepts as input a function that pretty prints the emulator status after every emulation loop. \\
569\end{tabular*}
570\end{center}
571
572\subsubsection{From \texttt{IntelHex.ml(i)}}
573
574\begin{center}
575\begin{tabular*}{0.85\textwidth}{p{3cm}@{\quad}p{9cm}}
576Name & Description \\
577\hline
578\texttt{intel\_hex\_of\_file} & Reads in a file and parses it if in Intel IHX format, otherwise raises an exception. \\
579\texttt{process\_intel\_hex} & Accepts a parsed Intel IHX file and populates a hashmap (of the same type as code memory) with the contents.
580\end{tabular*}
581\end{center}
582
583\subsubsection{From \texttt{Physical.ml(i)}}
584
585\begin{center}
586\begin{tabular*}{0.85\textwidth}{p{3cm}@{\quad}p{9cm}}
587Name & Description \\
588\hline
589\texttt{subb8\_with\_c} & Performs an eight bit subtraction on bitvectors.  The function also returns the most important PSW flags for the 8051: carry, auxiliary carry and overflow. \\
590\texttt{add8\_with\_c} & Performs an eight bit addition on bitvectors.  The function also returns the most important PSW flags for the 8051: carry, auxiliary carry and overflow. \\
591\texttt{dec} & Decrements an eight bit bitvector with underflow, if necessary. \\
592\texttt{inc} & Increments an eight bit bitvector with overflow, if necessary.
593\end{tabular*}
594\end{center}
595
596\newpage
597
598\section{Listing of Matita files and functions}
599\label{sect.listing.matita.files.functions}
600
601\subsection{Listing of Matita files}
602\label{subsect.listing.files}
603
604\begin{center}
605\begin{tabular*}{0.75\textwidth}{p{3cm}p{9cm}}
606Title & Description \\
607\hline
608\texttt{Arithmetic.ma} & Contains functions implementing arithmetical operations on bitvectors. \\
609\texttt{ASM.ma} & Contains inductive datatypes for representing abstract syntax trees of 8051 assembly language. \\
610\texttt{Assembly.ma} & Contains functions related to the assembly of 8051 assembly programs into a list of bytes. \\
611\texttt{BitVector.ma} & Contains functions specific to bitvectors. \\
612\texttt{BitVectorTrie.ma} & Contains an implementation of a sparse bitvector trie, which we use for implementing memory in the processor. \\
613\texttt{Bool.ma} & Implementation of Booleans, and related functions. \\
614\texttt{Cartesian.ma} & Implementation of Cartesian products, and related functions. \\
615\texttt{Char.ma} & Hypothesises a type of characters. \\
616\texttt{Connectives.ma} & Implementation of logical connectives. \\
617\texttt{DoTest.ma} & Contains experiments and debugging code for testing the emulator. \\
618\texttt{Either.ma} & Implementation of disjoint union types. \\
619\texttt{Exponential.ma} & Functions implementating the Natural exponential, and related lemmas. \\
620\texttt{Fetch.ma} & Contains functions relating to the `fetch' function of the emulator, and related functions. \\
621\texttt{Interpret.ma} & Contains the main emulator function, as well as ancillary definitions and functions. \\
622\texttt{List.ma} & An implementation of polymorphic lists, and related functions. \\
623\texttt{Maybe.ma} & Implementation of the `maybe' type. \\
624\texttt{Nat.ma} & Implementation of Natural numbers, and related functions and lemmas. \\
625\texttt{Status.ma} & Contains the definition of the `status' record, and related definitions. \\
626\texttt{String.ma} & Contains a type for representing strings. \\
627\texttt{Test.ma} & Contains definitions useful for debugging and testing the emulator. \\
628\texttt{Universes.ma} & Infrastructure file related to Matita's universe hierarchy. \\
629\texttt{Util.ma} & Contains miscellaneous utility functions that do not fit anywhere else. \\
630\texttt{Vector.ma} & Contains an implementation of polymorphic vectors, and related definitions.
631\end{tabular*}
632\end{center}
633
634\subsection{Selected important functions}
635\label{subsect.matita.selected.important.functions}
636
637\subsubsection{From \texttt{Arithmetic.ma}}
638
639\begin{center}
640\begin{tabular*}{0.75\textwidth}{p{3cm}p{9cm}}
641Title & Description \\
642\hline
643\texttt{add\_n\_with\_carry} & Performs an $n$ bit addition on bitvectors.  The function also returns the most important PSW flags for the 8051: carry, auxiliary carry and overflow. \\
644\texttt{sub\_8\_with\_carry} & Performs an eight bit subtraction on bitvectors. The function also returns the most important PSW flags for the 8051: carry, auxiliary carry and overflow. \\
645\texttt{half\_add} & Performs a standard half addition on bitvectors, returning the result and carry bit. \\
646\texttt{full\_add} & Performs a standard full addition on bitvectors and a carry bit, returning the result and a carry bit.
647\end{tabular*}
648\end{center}
649
650\subsubsection{From \texttt{Assembly.ma}}
651
652\begin{center}
653\begin{tabular*}{0.75\textwidth}{p{3cm}p{9cm}}
654Title & Description \\
655\hline
656\texttt{assemble1} & Assembles a single 8051 assembly instruction into its encoded counterpart. \\
657\texttt{assemble} & Assembles a list of 8051 assembly instructions into their encoded counterpart.
658\end{tabular*}
659\end{center}
660
661\subsubsection{From \texttt{BitVectorTrie.ma}}
662
663\begin{center}
664\begin{tabular*}{0.75\textwidth}{p{3cm}p{9cm}}
665Title & Description \\
666\hline
667\texttt{lookup} & Returns the data stored at the end of a particular path (a bitvector) from the trie.  If no data exists, returns a default value. \\
668\texttt{insert} & Inserts data into a tree at the end of the path (a bitvector) indicated.  Automatically expands the tree (by filling in stubs) if necessary.
669\end{tabular*}
670\end{center}
671
672\subsubsection{From \texttt{DoTest.ma}}
673
674\begin{center}
675\begin{tabular*}{0.75\textwidth}{p{3cm}p{9cm}}
676Title & Description \\
677\hline
678\texttt{execute\_trace} & Executes an assembly program for a fixed number of steps, recording in a trace which instructions were executed.
679\end{tabular*}
680\end{center}
681
682\subsubsection{From \texttt{Fetch.ma}}
683
684\begin{center}
685\begin{tabular*}{0.75\textwidth}{p{3cm}p{9cm}}
686Title & Description \\
687\hline
688\texttt{fetch} & Decodes and returns the instruction currently pointed to by the program counter and automatically increments the program counter the required amount to point to the next instruction. \\
689\end{tabular*}
690\end{center}
691
692\subsubsection{From \texttt{Interpret.ma}}
693
694\begin{center}
695\begin{tabular*}{0.75\textwidth}{p{3cm}p{9cm}}
696Title & Description \\
697\hline
698\texttt{execute\_1} & Executes a single step of an 8051 assembly program. \\
699\texttt{execute} & Executes a fixed number of steps of an 8051 assembly program.
700\end{tabular*}
701\end{center}
702
703\subsubsection{From \texttt{Status.ma}}
704
705\begin{center}
706\begin{tabular*}{0.75\textwidth}{p{3cm}p{9cm}}
707Title & Description \\
708\hline
709\texttt{load} & Loads an assembled 8051 assembly program into code memory.
710\end{tabular*}
711\end{center}
712\end{document}
Note: See TracBrowser for help on using the repository browser.