source: Deliverables/D1.2/CompilerProofOutline/outline.tex @ 1792

Last change on this file since 1792 was 1792, checked in by mulligan, 8 years ago

...

File size: 75.9 KB
Line 
1\documentclass[11pt,a4paper]{article}
2\usepackage{a4wide}
3\usepackage{amsfonts}
4\usepackage{amsmath}
5\usepackage{amssymb}
6\usepackage{array}
7\usepackage[english]{babel}
8\usepackage{../../style/cerco}
9\usepackage{color}
10\usepackage{diagrams}
11\usepackage{graphicx}
12\usepackage[utf8x]{inputenc}
13\usepackage{listings}
14\usepackage{microtype}
15\usepackage{skull}
16\usepackage{stmaryrd}
17\usepackage{wasysym}
18
19\newcolumntype{b}{\at{}>{{}}}
20\newcolumntype{B}{\at{}>{{}}c<{{}}\at{}}
21\newcolumntype{h}[1]{\at{\hspace{#1}}}
22\newcolumntype{L}{>{$}l<{$}}
23\newcolumntype{C}{>{$}c<{$}}
24\newcolumntype{R}{>{$}r<{$}}
25\newcolumntype{S}{>{$(}r<{)$}}
26\newcolumntype{n}{\at{}}
27
28\lstdefinelanguage{matita-ocaml}
29  {keywords={definition,coercion,lemma,theorem,remark,inductive,record,qed,let,in,rec,match,return,with,Type,try,on,to},
30   morekeywords={[2]whd,normalize,elim,cases,destruct},
31   morekeywords={[3]type,of,val,assert,let,function},
32   mathescape=true,
33  }
34\lstset{language=matita-ocaml,basicstyle=\tt,columns=flexible,breaklines=false,
35        keywordstyle=\bfseries, %\color{red}\bfseries,
36        keywordstyle=[2]\bfseries, %\color{blue},
37        keywordstyle=[3]\bfseries, %\color{blue}\bfseries,
38%        commentstyle=\color{green},
39%        stringstyle=\color{blue},
40        showspaces=false,showstringspaces=false}
41\DeclareUnicodeCharacter{8797}{:=}
42\DeclareUnicodeCharacter{10746}{++}
43\DeclareUnicodeCharacter{9001}{\ensuremath{\langle}}
44\DeclareUnicodeCharacter{9002}{\ensuremath{\rangle}}
45
46\lstset{
47  extendedchars=false,
48  inputencoding=utf8x,
49  tabsize=1
50}
51
52\hypersetup{bookmarksopenlevel=2}
53
54\title{
55INFORMATION AND COMMUNICATION TECHNOLOGIES\\
56(ICT)\\
57PROGRAMME\\
58\vspace*{1cm}Project FP7-ICT-2009-C-243881 {\cerco}}
59
60\date{ }
61\author{}
62
63\begin{document}
64\thispagestyle{empty}
65
66\vspace*{-1cm}
67\begin{center}
68\includegraphics[width=0.6\textwidth]{../../style/cerco_logo.png}
69\end{center}
70
71\begin{minipage}{\textwidth}
72\maketitle
73\end{minipage}
74
75
76\vspace*{0.5cm}
77\begin{center}
78\begin{LARGE}
79\bf
80Proof outline for the correctness of\\the CerCo compiler
81\end{LARGE} 
82\end{center}
83
84\vspace*{2cm}
85\begin{center}
86\begin{large}
87Version 1.0
88\end{large}
89\end{center}
90
91\vspace*{0.5cm}
92\begin{center}
93\begin{large}
94Main Authors:\\
95J. Boender, B. Campbell, D. Mulligan, P. Tranquilli, C. Sacerdoti Coen
96\end{large}
97\end{center}
98
99\vspace*{\fill}
100\noindent
101Project Acronym: {\cerco}\\
102Project full title: Certified Complexity\\
103Proposal/Contract no.: FP7-ICT-2009-C-243881 {\cerco}\\
104
105\clearpage \pagestyle{myheadings} \markright{{\cerco}, FP7-ICT-2009-C-243881}
106
107\tableofcontents
108
109\section{Introduction}
110\label{sect.introduction}
111
112In the last project review of the CerCo project, the project reviewers recommended that we briefly outline a pencil-and-paper correctness proof for each of the stages of the CerCo compiler in order to facilitate an estimation of the complexity and time required to complete the formalisation of the proof.
113This has been possible starting from month eighteen, as we have now completed the formalisation in Matita of the data structures and code of the compiler.
114
115In this document we provide a very high-level, pencil-and-paper sketch of what we view as the best path to completing the correctness proof for the compiler.
116In particular, for every translation between two intermediate languages, in both the front- and back-ends, we identify the key translation steps, and identify some invariants that we view as being important for the correctness proof.
117We sketch the overall correctness results, and also briefly describe the parts of the proof that have already been completed at the end of the First Period.
118
119Finally, in the last section we present an estimation of the effort required for the certification in Matita of the compiler and draw conclusions.
120
121\section{Front-end: Clight to RTLabs}
122
123The front-end of the CerCo compiler consists of several stages:
124
125\begin{center}
126\begin{minipage}{.8\linewidth}
127\begin{tabbing}
128\quad \= $\downarrow$ \quad \= \kill
129\textsf{Clight}\\
130\> $\downarrow$ \> cast removal\\
131\> $\downarrow$ \> add runtime functions\footnote{Following the last project
132meeting we intend to move this transformation to the back-end}\\
133\> $\downarrow$ \> cost labelling\\
134\> $\downarrow$ \> loop optimisations\footnote{\label{lab:opt2}To be ported from the untrusted compiler and certified only in case of early completion of the certification of the other passes.} (an endo-transformation)\\
135\> $\downarrow$ \> partial redundancy elimination$^{\mbox{\scriptsize \ref{lab:opt2}}}$ (an endo-transformation)\\
136\> $\downarrow$ \> stack variable allocation and control structure
137 simplification\\
138\textsf{Cminor}\\
139\> $\downarrow$ \> generate global variable initialisation code\\
140\> $\downarrow$ \> transform to RTL graph\\
141\textsf{RTLabs}\\
142\> $\downarrow$ \> \\
143\>\,\vdots
144\end{tabbing}
145\end{minipage}
146\end{center}
147
148Here, by `endo-transformation', we mean a mapping from language back to itself:
149the loop optimisation step maps the Clight language to itself.
150
151%Our overall statements of correctness with respect to costs will
152%require a correctly labelled program
153There are three layers in most of the proofs proposed:
154\begin{enumerate}
155\item invariants closely tied to the syntax and transformations using
156  dependent types (such as the presence of variable names in environments),
157\item a forward simulation proof relating each small-step of the
158  source to zero or more steps of the target, and
159\item proofs about syntactic properties of the cost labelling.
160\end{enumerate}
161The first will support both functional correctness and allow us to
162show the totality of some of the compiler stages (that is, those
163stages of the compiler cannot fail).  The second provides the main
164functional correctness result, including the preservation of cost
165labels in the traces, and the last will be crucial for applying
166correctness results about the costings from the back-end by showing
167that they appear in enough places so that we can assign all of the
168execution costs to them.
169
170We will also prove that a suitably labelled RTLabs trace can be turned
171into a \emph{structured trace} which splits the execution trace into
172cost-label to cost-label chunks with nested function calls.  This
173structure was identified during work on the correctness of the
174back-end cost analysis as retaining important information about the
175structure of the execution that is difficult to reconstruct later in
176the compiler.
177
178\subsection{Clight cast removal}
179
180This transformation removes some casts inserted by the parser to make
181arithmetic promotion explicit but which are superfluous (such as
182\lstinline[language=C]'c = (short)((int)a + (int)b);' where
183\lstinline'a' and \lstinline'b' are \lstinline[language=C]'short').
184This is necessary for producing good code for our target architecture.
185
186It only affects Clight expressions, recursively detecting casts that
187can be safely eliminated.  The semantics provides a big-step
188definition for expression, so we should be able to show a lock-step
189forward simulation between otherwise identical states using a lemma
190showing that cast elimination does not change the evaluation of
191expressions.  This lemma will follow from a structural induction on
192the source expression.  We have already proved a few of the underlying
193arithmetic results necessary to validate the approach.
194
195\subsection{Clight cost labelling}
196
197This adds cost labels before and after selected statements and
198expressions, and the execution traces ought to be equivalent modulo
199the new cost labels.  Hence it requires a simple forward simulation
200with a limited amount of stuttering whereever a new cost label is
201introduced.  A bound can be given for the amount of stuttering allowed
202based on the statement or continuation to be evaluated next.
203
204We also intend to show three syntactic properties about the cost
205labelling:
206\begin{enumerate}
207\item every function starts with a cost label,
208\item every branching instruction is followed by a cost label (note that
209  exiting a loop is treated as a branch), and
210\item the head of every loop (and any \lstinline'goto' destination) is
211  a cost label.
212\end{enumerate}
213These can be shown by structural induction on the source term.
214
215\subsection{Clight to Cminor translation}
216
217This translation is the first to introduce some invariants, with the
218proofs closely tied to the implementation by dependent typing.  These
219are largely complete and show that the generated code enjoys:
220\begin{itemize}
221\item some minimal type safety shown by explicit checks on the
222  Cminor types during the transformation (a little more work remains
223  to be done here, but follows the same form);
224\item that variables named in the parameter and local variable
225  environments are distinct from one another, again by an explicit
226  check;
227\item that variables used in the generated code are present in the
228  resulting environment (either by checking their presence in the
229  source environment, or from a list of freshly generated temporary variables);
230  and
231\item that all \lstinline[language=C]'goto' labels are present (by
232  checking them against a list of source labels and proving that all
233  source labels are preserved).
234\end{itemize}
235
236The simulation will be similar to the relevant stages of CompCert
237(Clight to Csharpminor and Csharpminor to Cminor --- in the event that
238the direct proof is unwieldy we could introduce an intermediate
239language corresponding to Csharpminor).  During early experimentation
240with porting CompCert definitions to the Matita proof assistant we
241found little difficulty reproving the results for the memory model, so
242we plan to port the memory injection properties and use them to relate
243Clight in-memory variables with either the value of the local variable or a
244stack slot, depending on how it was classified.
245
246This should be sufficient to show the equivalence of (big-step)
247expression evaluation.  The simulation can then be shown by relating
248corresponding blocks of statement and continuations with their Cminor
249counterparts and proving that a few steps reaches the next matching
250state.
251
252The syntactic properties required for cost labels remain similar and a
253structural induction on the function bodies should be sufficient to
254show that they are preserved.
255
256\subsection{Cminor global initialisation code}
257
258This short phase replaces the global variable initialisation data with
259code that executes when the program starts.  Each piece of
260initialisation data in the source is matched by a new statement
261storing that data.  As each global variable is allocated a distinct
262memory block, the program state after the initialisation statements
263will be the same as the original program's state at the start of
264execution, and will proceed in the same manner afterwards.
265
266% Actually, the above is wrong...
267% ... this ought to be in a fresh main function with a fresh cost label
268
269\subsection{Cminor to RTLabs translation}
270
271In this part of the compiler we transform the program's functions into
272control flow graphs.  It is closely related to CompCert's Cminorsel to
273RTL transformation, albeit with target-independent operations.
274
275We already enforce several invariants with dependent types: some type
276safety, mostly shown using the type information from Cminor; and
277that the graph is closed (by showing that each successor was recently
278added, or corresponds to a \lstinline[language=C]'goto' label which
279are all added before the end).  Note that this relies on a
280monotonicity property; CompCert maintains a similar property in a
281similar way while building RTL graphs.  We will also add a result
282showing that all of the pseudo-register names are distinct for use by
283later stages using the same method as Cminor.
284
285The simulation will relate Cminor states to RTLabs states which are about to
286execute the code corresponding to the Cminor statement or continuation.
287Each Cminor statement becomes zero or more RTLabs statements, with a
288decreasing measure based on the statement and continuations similar to
289CompCert's.  We may also follow CompCert in using a relational
290specification of this stage so as to abstract away from the functional
291(and highly dependently typed) definition.
292
293The first two labelling properties remain as before; we will show that
294cost labels are preserved, so the function entry point will be a cost
295label, and successors to any statement that are cost labels map still
296map to cost labels, preserving the condition on branches.  We replace
297the property for loops with the notion that we will always reach a
298cost label or the end of the function after following a bounded number of
299successors.  This can be easily seen in Cminor using the requirement
300for cost labels at the head of loops and after gotos.  It remains to
301show that this is preserved by the translation to RTLabs.  % how?
302
303\subsection{RTLabs structured trace generation}
304
305This proof-only step incorporates the function call structure and cost
306labelling properties into the execution trace.  As the function calls
307are nested within the trace, we need to distinguish between
308terminating and non-terminating function calls.  Thus we use the
309excluded middle (specialised to a function termination property) to do
310this.
311
312Structured traces for terminating functions are built by following the
313flat trace, breaking it into chunks between cost labels and
314recursively processing function calls.  The main difficulties here are
315the non-structurally recursive nature of the function (instead we use
316the size of the termination proof as a measure) and using the RTLabs
317cost labelling properties to show that the constraints of the
318structured traces are observed.  We also show that the lower stack
319frames are preserved during function calls in order to prove that
320after returning from a function call we resume execution of the
321correct code.  This part of the work has already been constructed, but
322still requires a simple proof to show that flattening the structured
323trace recreates the original flat trace.
324
325The non-terminating case follows the trace like the terminating
326version to build up chunks of trace from cost-label to cost-label
327(which, by the finite distance to a cost label property shown before,
328can be represented by an inductive type).  These chunks are chained
329together in a coinductive data structure that can represent
330non-terminating traces.  The excluded middle is used to decide whether
331function calls terminate, in which case the function described above
332constructs an inductive terminating structured trace which is nested
333in the caller's trace.  Otherwise, another coinductive constructor is
334used to embed the non-terminating trace of the callee, generated by
335corecursion.  This part of the trace transformation is currently under
336construction, and will also need a flattening result to show that it
337is correct.
338
339
340\section{Backend: RTLabs to machine code}
341\label{sect.backend.rtlabs.machine.code}
342
343The compiler backend consists of the following intermediate languages, and stages of translation:
344
345\begin{center}
346\begin{minipage}{.8\linewidth}
347\begin{tabbing}
348\quad \=\,\vdots\= \\
349\> $\downarrow$ \>\\
350\> $\downarrow$ \quad \= \kill
351\textsf{RTLabs}\\
352\> $\downarrow$ \> copy propagation\footnote{\label{lab:opt}To be ported from the untrusted compiler and certified only in the case of an early completion of the certification of the other passes.} (an endo-transformation) \\
353\> $\downarrow$ \> instruction selection\\
354\> $\downarrow$ \> change of memory models in compiler\\
355\textsf{RTL}\\
356\> $\downarrow$ \> constant propagation$^{\mbox{\scriptsize \ref{lab:opt}}}$ (an endo-transformation) \\
357\> $\downarrow$ \> calling convention made explicit \\
358\> $\downarrow$ \> layout of activation records \\
359\textsf{ERTL}\\
360\> $\downarrow$ \> register allocation and spilling\\
361\> $\downarrow$ \> dead code elimination\\
362\textsf{LTL}\\
363\> $\downarrow$ \> function linearisation\\
364\> $\downarrow$ \> branch compression (an endo-transformation) \\
365\textsf{LIN}\\
366\> $\downarrow$ \> relabeling\\
367\textsf{ASM}\\
368\> $\downarrow$ \> pseudoinstruction expansion\\
369\textsf{MCS-51 machine code}\\
370\end{tabbing}
371\end{minipage}
372\end{center}
373
374\subsection{Graph translations}
375RTLabs and most intermediate languages in the back-end have a graph representation: the code of each function is represented by a graph of instructions.
376The graph maps a set of labels (the names of the nodes) to the instruction stored at that label (the nodes of the graph).
377Instructions reference zero or more additional labels that are the immediate successors of the instruction: zero for return from functions, more than one for conditional jumps and calls, one in all other cases.
378The references from one instruction to its immediate successors are the arcs of the graph.
379
380The statuses of graph languages always contain a program counter that holds a representation of a reference to the current instruction.
381
382A translation between two consecutive graph languages maps each instruction stored at location $l$ in the first graph and with immediate successors $\{l_1,\ldots,l_n\}$ to a subgraph of the output graph that has a single entry point at location $l$ and exit arcs to $\{l_1,\ldots,l_n\}$.
383Moreover, the labels of all non-entry nodes in the subgraph are distinct from all the labels in the source graph.
384
385In order to simplify the translations and the relative proofs of forward simulation, after the release of D4.2 and D4.3, we have provided:
386\begin{itemize}
387\item
388A new data type (called \texttt{blist}) that represents a sequence of instructions to be added to the output graph.
389The ``b'' in the name stands for binder, since a \texttt{blist} is either empty, an extension of a \texttt{blist} with an instruction at the front, or the generation of a fresh quantity followed by a \texttt{blist}.
390The latter feature is used, for instance, to generate fresh register names.
391The instructions in the list are unlabelled and all of them but the last one are also sequential, like in a linear program.
392\item 
393A new iterator (called \texttt{b\_graph\_translate}) of type
394\begin{displaymath}
395\mathtt{b\_graph\_translate}: (\mathtt{label} \rightarrow \mathtt{blist})
396\rightarrow \mathtt{graph} \rightarrow \mathtt{graph}
397\end{displaymath}
398The iterator transform the input graph in the output graph by replacing each node with the graph that corresponds to the linear \texttt{blist} obtained by applying the function in input to the node label.
399\end{itemize}
400
401Using the iterator above, the code can be written in such a way that the programmer does not see any distinction between writing a transformatio on linear or graph languages.
402
403In order to prove simulations for translations obtained using the iterator, we will prove the following theorem:
404
405\begin{align*}
406\mathtt{theorem} &\ \mathtt{b\_graph\_translate\_ok}: \\
407& \forall  f.\forall G_{i}.\mathtt{let}\ G_{\sigma} := \mathtt{b\_graph\_translate}\ f\ G_{i}\ \mathtt{in} \\
408&       \forall l \in G_{i}.\mathtt{subgraph}\ (f\ l)\ l\ (next \ l \ G_i)\ G_{\sigma}
409\end{align*}
410
411Here \texttt{subgraph} is a computational predicate that given a \texttt{blist} $[i_1, \ldots, i_n]$, an entry label $l$, an exit label $l'$ and a graph $G$ expands to the fact that fetching from $G$ at address $l$ one retrieves a node $i_1$ with a successor $l_1$ that, when fetched, yields a node $i_2$ with a successor $l_2$ such that \ldots. The successor of $i_n$ is $l'$.
412
413Proving a forward simulation diagram of the following kind using the aforementioned theorem is now as straightforward as doing the same using standard small-step operational semantics over linear languages.
414
415\begin{align*}
416\mathtt{lemma} &\ \mathtt{execute\_1\_step\_ok}: \\
417&       \forall s.  \mathtt{let}\ s' := s\ \sigma\ \mathtt{in} \\
418&       \mathtt{let}\ l := pc\ s\ \mathtt{in} \\
419&       s \stackrel{1}{\rightarrow} s^{*} \Rightarrow \exists n. s' \stackrel{n}{\rightarrow} s'^{*} \wedge s'^{*} = s'\ \sigma
420\end{align*}
421
422Because graph translations preserve entry and exit labels of translated statements, the state translation function $\sigma$ will simply preserve the value of the program counter.
423The program code, which is part of the state, is translated using the iterator.
424
425The proof is then roughly as follows.
426Let $l$ be the program counter of the input state $s$.
427We proceed by cases on the current instruction of $s$.
428Let $[i_1, \ldots, i_n]$ be the \texttt{blist} associated to $l$ and $s$ by the translation function.
429The witness required for the existential statement is simply $n$.
430By applying the theorem above we know that the next $n$ instructions that will be fetched from $s\ \sigma$ will be $[i_1, \ldots, i_n]$ and it is now sufficient to prove that they simulate the original instruction.
431
432\subsection{The RTLabs to RTL translation}
433\label{subsect.rtlabs.rtl.translation}
434
435\subsubsection*{Translation of values and memory}
436
437The RTLabs to RTL translation pass marks the frontier between the two memory models used in the CerCo project.
438As a result, we require some method of translating between the values that the two memory models permit.
439Suppose we have such a translation, $\sigma$.
440Then the translation between values of the two memory models may be pictured with:
441
442\begin{displaymath}
443\mathtt{Value} ::= \bot \mid \mathtt{int(size)} \mid \mathtt{float} \mid \mathtt{null} \mid \mathtt{ptr} \quad\stackrel{\sigma}{\longrightarrow}\quad \mathtt{BEValue} ::= \bot \mid \mathtt{byte} \mid \mathtt{null}_i \mid \mathtt{ptr}_i
444\end{displaymath}
445
446In the front-end, we have both integer and float values, where integer values are `sized', along with null values and pointers.
447Some front-end values are representables in a byte, but some others require more bits.
448
449In the back-end model all values are meant to be represented in a single byte.
450Values can thefore be undefined, be one byte long integers or be indexed fragments of a pointer, null or not.
451Floats values are no longer present, as floating point arithmetic is not supported by the CerCo compiler.
452
453The $\sigma$ map implements a one-to-many relation: a single front-end value is mapped to a sequence of back-end values when its size is more then one byte.
454
455We further require a map, $\sigma$, which maps the front-end \texttt{Memory} and the back-end's notion of \texttt{BEMemory}.
456Both kinds of memory can be thought as an instance of a generic \texttt{Mem} data type parameterized over the kind of values stored in memory:
457
458\begin{displaymath}
459\mathtt{Mem}\ \alpha = \mathtt{Block} \rightarrow (\mathbb{Z} \rightarrow \alpha)
460\end{displaymath}
461Here, \texttt{Block} consists of a \texttt{Region} paired with an identifier.
462
463\begin{displaymath}
464\mathtt{Block} ::= \mathtt{Region} \times \mathtt{ID}
465\end{displaymath}
466We now have what we need for defining what is meant by the `memory' in the backend memory model.
467Namely, we instantiate the previously defined \texttt{Mem} type with the type of back-end memory values.
468
469\begin{displaymath}
470\mathtt{BEMem} = \mathtt{Mem}~\mathtt{BEValue}
471\end{displaymath}
472Memory addresses consist of a pair of back-end memory values:
473
474\begin{displaymath}
475\mathtt{Address} = \mathtt{BEValue} \times  \mathtt{BEValue} \\
476\end{displaymath}
477The back- and front-end memory models differ in how they represent sized integeer values in memory.
478In particular, the front-end stores integer values as a header, with size information, followed by a string of `continuation' blocks, marking out the full representation of the value in memory.
479In contrast, the layout of sized integer values in the back-end memory model consists of a series of byte-sized `chunks':
480
481\begin{center}
482\begin{picture}(0, 25)
483\put(-125,0){\framebox(25,25)[c]{\texttt{v,4}}}
484\put(-100,0){\framebox(25,25)[c]{\texttt{cont}}}
485\put(-75,0){\framebox(25,25)[c]{\texttt{cont}}}
486\put(-50,0){\framebox(25,25)[c]{\texttt{cont}}}
487\put(-15,10){\vector(1, 0){30}}
488\put(25,0){\framebox(25,25)[c]{\texttt{\texttt{v$_1$}}}}
489\put(50,0){\framebox(25,25)[c]{\texttt{\texttt{v$_2$}}}}
490\put(75,0){\framebox(25,25)[c]{\texttt{\texttt{v$_3$}}}}
491\put(100,0){\framebox(25,25)[c]{\texttt{\texttt{v$_4$}}}}
492\end{picture}
493\end{center}
494
495Chunks for pointers are pairs made of the original pointer and the index of the chunk.
496Therefore, when assembling the chunks together, we can always recognize if all chunks refer to the same value or if the operation is meaningless.
497
498The differing memory representations of values in the two memory models imply the need for a series of lemmas on the actions of \texttt{load} and \texttt{store} to ensure correctness.
499The first lemma required has the following statement:
500\begin{displaymath}
501\mathtt{load\ s\ a\ M} = \mathtt{Some\ v} \rightarrow \forall i \leq s.\ \mathtt{load\ s\ (a + i)\ \sigma(M)} = \mathtt{Some\ v_i}
502\end{displaymath}
503That is, if we are successful in reading a value of size $s$ from memory at address $a$ in front-end memory, then we should successfully be able to read all of its chunks from memory in the back-end memory at appropriate address (from address $a$ up to and including address $a + i$, where $i \leq s$).
504
505Next, we must show that \texttt{store} properly commutes with the $\sigma$-map between memory spaces:
506\begin{displaymath}
507\sigma(\mathtt{store\ a\ v\ M}) = \mathtt{store\ \sigma(v)\ \sigma(a)\ \sigma(M)}
508\end{displaymath}
509That is, if we store a value \texttt{v} in the front-end memory \texttt{M} at address \texttt{a} and transform the resulting memory with $\sigma$, then this is equivalent to storing a transformed value $\mathtt{\sigma(v)}$ at address $\mathtt{\sigma(a)}$ into the back-end memory $\mathtt{\sigma(M)}$.
510
511Finally, the commutation properties between \texttt{load} and \texttt{store} are weakened in the $\sigma$-image of the memory.
512Writing \texttt{load}$^*$ for the multiple consecutive iterations of \texttt{load} used to fetch all chunks of a value, we must prove that, when $a \neq a'$:
513\begin{displaymath}
514\mathtt{load^* \sigma(a)\ (\mathtt{store}\ \sigma(a')\ \sigma(v)\ \sigma(M))} = \mathtt{load^*\ \sigma(s)\ \sigma(a)\ \sigma(M)}
515\end{displaymath}
516That is, suppose we store a transformed value $\mathtt{\sigma(v)}$ into a back-end memory $\mathtt{\sigma(M)}$ at address $\mathtt{\sigma(a')}$, using \texttt{store}, and then load from the address $\sigma(a)$. Even if $a$ and $a'$ are distinct by hypothesis, there is \emph{a priori} no guarantee that the consecutive bytes for the value stored at $\sigma(a)$ are disjoint from those for the values stored at $\sigma(a')$.
517The fact that this holds is a non-trivial property of $\sigma$ that must be explicitly proved.
518
519\subsubsection*{Translation of RTLabs states}
520
521RTLabs states come in three flavours:
522\begin{displaymath}
523\begin{array}{rll}
524\mathtt{StateRTLabs} & ::=  & (\mathtt{State} : \mathtt{Frame}^* \times \mathtt{Frame} \\
525               & \mid & \mathtt{Call} : \mathtt{Frame}^* \times \mathtt{Args} \times \mathtt{Return} \times \mathtt{Fun} \\
526               & \mid & \mathtt{Return} : \mathtt{Frame}^* \times \mathtt{Value} \times \mathtt{Return}) \times \mathtt{Mem}
527\end{array}
528\end{displaymath}
529\texttt{State} is the default state in which RTLabs programs are almost always in for the duration of their execution.
530The \texttt{Call} state is only entered when a call instruction is being executed, and then we immediately return to being in \texttt{State}.
531Similarly, \texttt{Return} is only entered when a return instruction is being executed, before returning immediately to \texttt{State}.
532All RTLabs states are accompanied by a memory, \texttt{Mem}, with \texttt{Call} and \texttt{Return} keeping track of arguments, return addresses and the results of functions.
533\texttt{State} keeps track of a list of stack frames.
534
535RTL states differ from their RTLabs counterparts, in including a program counter \texttt{PC}, stack-pointer \texttt{SP}, internal stack pointer \texttt{ISP}, a carry flag \texttt{CARRY} and a set of registers \texttt{REGS}:
536
537\begin{displaymath}
538\mathtt{StateRTL} ::= (\mathtt{Frame}^* \times \mathtt{PC} \times \mathtt{SP} \times \mathtt{ISP} \times \mathtt{CARRY} \times \mathtt{REGS}) \times \mathtt{Mem}
539\end{displaymath}
540The internal stack pointer \texttt{ISP}, and its relationship with the stack pointer \texttt{SP}, needs some comment.
541Due to the design of the MCS-51, and its minuscule stack, it was decided that the compiler would implement an emulated stack in external memory.
542As a result, we have two stack pointers in our state: \texttt{ISP}, which is the real, hardware stack, and \texttt{SP}, which is the stack pointer of the emulated stack in memory.
543The emulated stack is used for pushing and popping stack frames when calling or returning from function calls, however this is done using the hardware stack, indexed by \texttt{ISP} as an intermediary.
544Instructions like \texttt{LCALL} and \texttt{ACALL} are hardwired by the processor's design to push the return address on to the hardware stack.
545Therefore after a call has been made, and before a call returns, the compiler emits code to move the return address back and forth the two stacks.
546Parameters, return values and local variables are only present in the external stack.
547As a result, for most of the execution of the processor, the hardware stack is empty, or contains a single item ready to be moved into external memory.
548
549Once more, we require a relation $\sigma$ between RTLabs states and RTL states.
550Because $\sigma$ is one-to-many and, morally, a multivalued function, we use in the sequel the functional notation for $\sigma$, using $\star$ as a distinct marker in the range of $\sigma$ to mean that any value is accepted.
551\begin{displaymath}
552\mathtt{StateRTLabs} \stackrel{\sigma}{\longrightarrow} \mathtt{StateRTL}s
553\end{displaymath}
554
555Translating an RTLabs state to an RTL state proceeds by cases on the particular type of state we are trying to translate, either a \texttt{State}, \texttt{Call} or a \texttt{Return}.
556For \texttt{State} we perform a further case analysis of the top stack frame, which decomposes into a tuple holding the current program counter value, the current stack pointer and the value of the registers:
557\begin{displaymath}
558\sigma(\mathtt{State} (\mathtt{Frame}^* \times \mathtt{\langle PC, REGS, SP, \ldots \rangle})) \longrightarrow ((\sigma(\mathtt{Frame}^*), \sigma(\mathtt{PC}), \sigma(\mathtt{SP}), \star, \star, \sigma(\mathtt{REGS})), \sigma(\mathtt{Mem}))
559\end{displaymath}
560Translation then proceeds by translating the remaining stack frames, as well as the contents of the top stack frame.
561An arbitrary value for the internal stack pointer and the carry bit is admitted.
562
563Translating \texttt{Call} and \texttt{Return} states is more involved, as a commutation between a single step of execution and the translation process must hold:
564\begin{displaymath}
565\sigma(\mathtt{Return}(-)) \longrightarrow \sigma \circ \text{return one step}
566\end{displaymath}
567
568\begin{displaymath}
569\sigma(\mathtt{Call}(-)) \longrightarrow \sigma \circ \text{call one step}
570\end{displaymath}
571
572Here \emph{return one step} and \emph{call one step} refer to a pair of commuting diagrams relating the one-step execution of a call and return state and translation of both.
573We provide the one step commuting diagrams in Figure~\ref{fig.commuting.diagrams}.
574The fact that one execution step in the source language is not performed in the target language is not problematic for preservation of divergence because it is easy to show that every step from a \texttt{Call} or \texttt{Return} state is always preceeded or followed by one step that is always simulated.
575
576\begin{figure}
577\begin{displaymath}
578\begin{diagram}
579s & \rTo^{\text{one step of execution}} & s'   \\
580  & \rdTo                             & \dTo \\
581  &                                   & \llbracket s'' \rrbracket
582\end{diagram}
583\end{displaymath}
584
585\begin{displaymath}
586\begin{diagram}
587s & \rTo^{\text{one step of execution}} & s'   \\
588  & \rdTo                             & \dTo \\
589  &                                   & \llbracket s'' \rrbracket
590\end{diagram}
591\end{displaymath}
592\caption{The one-step commuting diagrams for \texttt{Call} and \texttt{Return} state translations}
593\label{fig.commuting.diagrams}
594\end{figure}
595
596\subsubsection*{The forward simulation proof}
597
598The forward simulation proofs for all steps that do not involve function calls are lengthy, but routine.
599They consist of simulating a front-end operation on front-end pseudo-registers and the front-end memory with sequences of back-end operations on the back-end pseudo-registers and back-end memory.
600The properties of $\sigma$ presented before that relate values and memories will need to be heavily exploited.
601
602The simulation of invocation of functions and returns from functions is less obvious.
603We sketch here what happens on the source code and on its translation.
604
605\subparagraph{Function call/return in RTLabs}
606
607\begin{displaymath}
608\begin{array}{rcl}
609\mathtt{CALL(id,\ args,\ dst,\ pc) \in State(Frame^*, Frame)} & \longrightarrow & \mathtt{PUSH(Frame[pc := after\_return])}, \\
610                                                           &                 &  \mathtt{Call(M(args), dst)}
611\end{array}
612\end{displaymath}
613Suppose we are given a \texttt{State} with a list of stack frames, with the top frame being \texttt{Frame}.
614Suppose also that the program counter in \texttt{Frame} points to a \texttt{CALL} instruction, complete with arguments and destination address.
615Then this is executed by entering into a \texttt{Call} state where the arguments are loaded from memory, and the address pointing to the instruction immediately following the \texttt{Call} instruction is filled in, with the current stack frame being pushed on top of the stack with the return address substituted for the program counter.
616
617Now, what happens next depends on whether we are executing an internal or an external function.
618In the case where the call is to an external function, we have:
619\begin{displaymath}
620\begin{array}{rcl}
621\mathtt{PUSH(Frame[pc := after\_return])}& \stackrel{\mathtt{ret\_val = f(M(args))}}{\longrightarrow} & \mathtt{Return(ret\_val,\ dst,\ PUSH(...))} \\
622\mathtt{Call(M(args), dst)}                 &                                                            & 
623\end{array}
624\end{displaymath}
625That is, the call to the external function enters a return state after first computing the return value by executing the external function on the arguments.
626Then the return state restores the program counter by popping the stack, and execution proceeds in a new \texttt{State}:
627\begin{displaymath}
628\begin{array}{rcl}
629\mathtt{Return(ret\_val,\ dst,\ PUSH(...))} & \longrightarrow & \mathtt{pc = POP\_STACK(regs[dst := M(ret\_val)],\ pc)} \\
630                                            &                 & \mathtt{State(regs[dst := M(ret\_val),\ pc)}
631\end{array}
632\end{displaymath}
633
634Suppose we are executing an internal function, however:
635\begin{displaymath}
636\begin{array}{rcl}
637\mathtt{Call(M(args), dst)}                        & \longrightarrow & \mathtt{sp = alloc,\ regs = \emptyset[- := params]} \\
638\mathtt{PUSH(Frame[pc := after\_return])} &                 & \mathtt{State(regs,\ sp,\ pc_\emptyset,\ dst)}
639\end{array}
640\end{displaymath}
641A new stack frame is allocated and its address is stored in the stack pointer.
642The register map is initialized first to the empty map, assigning an undefined value to all register, before the value of the parameters is inserted into the map into the argument registers, and a new \texttt{State} follows.
643
644
645Eventually, a \texttt{RET} instruction is faced, the return value is fetched from the registers map, the stack frame is deallocated and a \texttt{Return} state is entered:
646\begin{displaymath}
647\begin{array}{rcl}
648\mathtt{RET(id,\ args,\ dst,\ pc) \in State(Frame^*, Frame)} & \longrightarrow & \mathtt{free(sp)} \\
649   &                 & \mathtt{Return(M(ret\_val), dst, Frames)}
650\end{array}
651\end{displaymath}
652
653Then the \texttt{Return} state restores the program counter by popping the stack, and execution proceeds in a new \texttt{State}, like the case for external functions:
654\begin{displaymath}
655\begin{array}{rcl}
656\mathtt{free(sp)}                         & \longrightarrow & \mathtt{pc = POP\_STACK(regs[dst := M(ret\_val)],\ pc)} \\
657\mathtt{Return(M(ret\_val), dst, Frame^*)} &                 & \mathtt{State(regs[dst := M(ret\_val),\ pc)}
658\end{array}
659\end{displaymath}
660
661\subparagraph{The RTLabs to RTL translation for function calls}
662
663Return instructions are translated to return instructions:
664\begin{displaymath}
665\mathtt{RET} \longrightarrow \mathtt{RET}
666\end{displaymath}
667
668\texttt{CALL} instructions are translated to \texttt{CALL\_ID} instructions:
669\begin{displaymath}
670\mathtt{CALL(id,\ args,\ dst,\ pc)} \longrightarrow \mathtt{CALL\_ID(id,\ \Sigma'(args),\ \Sigma(dst),\ pc)}
671\end{displaymath}
672Here $\Sigma$ is the map, computed by the compiler, that translate pseudo-registers holding front-end values to list of pseudo-registers holding the chunks for the front-end values.
673The specification for $\Sigma$ is that for every state $s$,
674\begin{displaymath}
675\sigma(s(r)) = (\sigma(s))(\Sigma(r))
676\end{displaymath}
677
678\subparagraph{Function call/return in RTL}
679
680In the case of RTL, execution proceeds as follows.
681Suppose we are executing a \texttt{CALL\_ID} instruction.
682Then a case split occurs depending on whether we are executing an internal or an external function, as in the RTLabs case:
683\begin{displaymath}
684\hspace{-3.5cm}
685\begin{diagram}
686& & \llbracket \mathtt{CALL\_ID}(\mathtt{id}, \mathtt{args}, \mathtt{dst}, \mathtt{pc})\rrbracket & & \\
687& \ldTo^{\text{external}} & & \rdTo^{\text{internal}} & \\
688\skull & & & &
689\begin{array}{l}
690\mathtt{sp = alloc,\ regs = \emptyset[- := params]} \\
691\mathtt{PUSH}(\mathtt{carry}, \mathtt{regs}, \mathtt{dst}, \mathtt{return\_addr}), \mathtt{pc}_{0}, \mathtt{regs}, \mathtt{sp}
692\end{array}
693\end{diagram}
694\end{displaymath}
695Here, however, we differ from RTLabs when we attempt to execute an external function, in that we use a daemon (i.e. an axiom that can close any goal) to artificially close the case, as we have not yet implemented external functions in the backend.
696The reason for this lack of implementation is as follows.
697Though we have implemented an optimising assembler as the target of the compiler's backend, we have not yet implemented a linker for that assembler, so external functions can not yet be called.
698Whilst external functions are carried forth throughout the entirety of the compiler's frontend, we choose not to do the same for the backend, instead eliminating them in RTL.
699However, it is plausible that we could have carried external functions forth, in order to eliminate them at a later stage (i.e. when translating from LIN to assembly).
700
701In the case of an internal function being executed, we proceed as follows.
702The register map is initialized to the empty map, where all registers are assigned the undefined value, and then the registers corresponding to the function parameters are assigned the value of the parameters.
703Further, the stack pointer is reallocated to make room for an extra stack frame, then a frame is pushed onto the stack with the correct address to jump back to in place of the program counter.
704
705Note, in particular, that this final act of pushing a frame on the stack leaves us in an identical state to the RTLabs case, where the instruction
706\begin{displaymath}
707\mathtt{PUSH(Frame[pc := after\_return])}
708\end{displaymath}
709was executed.
710To summarize, up to the different numer of transitions required to do the job, the RTL code for internal function calls closely simulates the RTLabs code.
711
712The execution of \texttt{Return} in RTL is similarly straightforward, with the return address, stack pointer, and so on, being computed by popping off the top of the stack, and the return value computed by the function being retrieved from memory:
713\begin{align*}
714\mathtt{return\_addr} & := \mathtt{top}(\mathtt{stack}) \\
715v^*                    & := M(\mathtt{rv\_regs}) \\
716\mathtt{dst}, \mathtt{sp}, \mathtt{carry}, \mathtt{regs} & := \mathtt{pop} \\
717\mathtt{regs}[v^* / \mathtt{dst}] \\
718\end{align*}
719
720To summarize, the forward simulation diagrams for function call/return
721XXX
722
723Translation and execution must satisfy a pair of commutation properties for the \texttt{Return} and \texttt{Call} cases.
724Starting from any \texttt{Return} or \texttt{Call} state, translating and then executing a single step must be the same as executing exactly two steps and then translating, with the intermediate state obtained by executing once also being translatable to the final state.
725This is exemplified by the following diagram:
726\begin{displaymath}
727\begin{diagram}
728s    & \rTo^1 & s' & \rTo^1 & s'' \\
729\dTo &        &    & \rdTo  & \dTo \\
730\llbracket s \rrbracket & \rTo(1,3)^1 & & & \llbracket s'' \rrbracket \\ 
731\end{diagram}
732\end{displaymath}
733
734\subsection{The RTL to ERTL translation}
735\label{subsect.rtl.ertl.translation}
736
737We map RTL statuses to ERTL statuses as follows:
738\begin{align*}
739\mathtt{sp} & = \mathtt{RegisterSPH} / \mathtt{RegisterSPL} \\
740\mathtt{graph} & = \mathtt{graph} + \mathtt{prologue}(s) + \mathtt{epilogue}(s) \\
741& \mathrm{where}\ s = \mathrm{callee\ saved} + \nu \mathrm{RA} \\
742\end{align*}
743The 16-bit RTL stack pointer \texttt{SP} is mapped to a pair of 8-bit hardware registers \texttt{RegisterSPH} and \texttt{RegisterSPL}.
744The internal function graphs of RTL are augmented with an epilogue and a prologue, indexed by a set of registers, consisting of a fresh pair of registers \texttt{RA} and the set of registers that must be saved by the callee of a function.
745
746The prologue and epilogue that are added to the function graph do the following:
747\begin{align*}
748\mathtt{prologue}(s) = & \mathtt{create\_new\_frame}; \\
749                       & \mathtt{pop\ ra}; \\
750                       & \mathtt{save\ callee\_saved}; \\
751                                                                                         & \mathtt{get\_params} \\
752                                                                                         & \ \ \mathtt{reg\_params}: \mathtt{move} \\
753                                                                                         & \ \ \mathtt{stack\_params}: \mathtt{push}/\mathtt{pop}/\mathtt{move} \\
754\end{align*}
755That is, the prologue first creates a new stack frame, pops the return address from the stack, saves all the callee saved registers (i.e. the set \texttt{s}), fetches the parameters that are passed via registers and the stack and moves them into the correct registers.
756In other words, the prologue of a function correctly sets up the calling convention used in the compiler when calling a function.
757On the other hand, the epilogue undoes the action of the prologue:
758\begin{align*}
759\mathtt{epilogue}(s) = & \mathtt{save\ return\ to\ tmp\ real\ regs}; \\
760                                                                                         & \mathtt{restore\_registers}; \\
761                       & \mathtt{push\ ra}; \\
762                       & \mathtt{delete\_frame}; \\
763                       & \mathtt{save return} \\
764\end{align*}
765That is, the epilogue first saves the return value to a temporary register, restores all the registers, pushes the return address on to the stack, deletes the stack frame that the prologue created, and saves the return value.
766
767The \texttt{CALL} instruction is translated as follows:
768\begin{displaymath}
769\mathtt{CALL}\ id \mapsto \mathtt{set\_params};\ \mathtt{CALL}\ id;\ \mathtt{fetch\_result}
770\end{displaymath}
771Here, \texttt{set\_params} and \texttt{fetch\_result} are functions that implement what the caller of the function needs to do when calling a function, as opposed to the epilogue and prologue which implement what the callee must do.
772
773The translation from RTL to ERTL and execution functions must satisfy the following properties for \texttt{CALL} and \texttt{RETURN} instructions appropriately:
774\begin{displaymath}
775\begin{diagram}
776\mathtt{CALL} & \rTo^1 & \mathtt{inside\ function} \\
777\dTo & & \dTo \\
778\underbrace{\ldots}_{\llbracket \mathtt{CALL} \rrbracket} & \rTo &
779\underbrace{\ldots}_{\mathtt{prologue}} \\
780\end{diagram}
781\end{displaymath}
782That is, if we start in a RTL \texttt{CALL} instruction, and translate this to an ERTL \texttt{CALL} instruction, then executing the RTL \texttt{CALL} instruction for one step and translating should land us in the prologue of the translated function.
783A similar property for \texttt{RETURN} should also hold, substituting the prologue for the epilogue of the function being translated:
784\begin{displaymath}
785\begin{diagram}
786\mathtt{RETURN} & \rTo^1 & \mathtt{.} \\
787\dTo & & \dTo \\
788\underbrace{\ldots}_{\mathtt{epilogue}} & \rTo &
789\underbrace{\ldots} \\
790\end{diagram}
791\end{displaymath}
792
793\subsection{The ERTL to LTL translation}
794\label{subsect.ertl.ltl.translation}
795During the ERTL to LTL translation pseudo-registers are stored in hardware registers or spilled onto the stack frame.
796The decision is based on a liveness analysis performed on the ERTL code to determine what pair of pseudo-registers are live at the same time for a given location.
797A colouring algorithm is then used to choose where to store the pseudo-registers, permitting pseudo-registers that are deemed never to be live at the same time to share the same location.
798
799We will not certify any colouring algorithm or control flow analysis.
800Instead, we axiomatically assume the existence of `oracles' that implement the colouring and liveness analyses.
801In a later phase we plan to validate the solutions by writing and certifying the code of a validator.
802
803We describe the liveness analysis and colouring analysis first and then the ERTL to LTL translation after.
804
805Throughout this section, we denote pseudoregisters with the type $\mathtt{register}$ and hardware registers with $\mathtt{hdwregister}$.
806\subsubsection{Liveness analysis}
807\newcommand{\declsf}[1]{\expandafter\newcommand\expandafter{\csname #1\endcsname}{\mathop{\mathsf{#1}}\nolimits}}
808\declsf{Livebefore}
809\declsf{Liveafter}
810\declsf{Defined}
811\declsf{Used}
812\declsf{Eliminable}
813\declsf{StatementSem}
814
815For the liveness analysis, we aim to construct a map
816$\ell \in \mathtt{label} \mapsto $ live registers at $\ell$.
817We define the following operators on ERTL statements:
818
819\begin{displaymath}
820\begin{array}{lL>{(ex. $}L<{)$}}
821\Defined(\ell) & registers defined at $\ell$ & \ell:r_1\leftarrow r_2+r_3 \mapsto \{r_1,C\}, \ell:\mathtt{CALL}~id\mapsto \text{caller-save}
822\\
823\Used(\ell) & registers used at $\ell$ & \ell:r_1\leftarrow r_2+r_3 \mapsto \{r_2,r_3\}, \ell:\mathtt{CALL}~id\mapsto \text{parameters}
824\end{array}
825\end{displaymath}
826Given $LA:\mathtt{label}\to\mathtt{lattice}$ (where $\mathtt{lattice}$ is the type of sets of registers\footnote{More precisely, it is the lattice $\mathtt{set}(\mathtt{register}) \times \mathtt{set}(\mathtt{hdwregister})$, with pointwise operations.}), we also have have the following predicates:
827\begin{displaymath}
828\begin{array}{lL}
829\Eliminable_{LA}(\ell) & iff executing $\ell$ has side-effects only on $r\notin LA(\ell)$
830\\&
831(ex.\ $\ell : r_1\leftarrow r_2+r_3 \mapsto (\{r_1,C\}\cap LA(\ell)\neq\emptyset),
832  \mathtt{CALL}id\mapsto \text{never}$)
833\\
834\Livebefore_{LA}(\ell) &$:=
835  \begin{cases}
836    LA(\ell) &\text{if $\Eliminable_{LA}(\ell)$,}\\
837    (LA(\ell)\setminus \Defined(\ell))\cup \Used(\ell) &\text{otherwise}.
838  \end{cases}$
839\end{array}
840\end{displaymath}
841In particular, $\Livebefore$ has type $(\mathtt{label}\to\mathtt{lattice})\to \mathtt{label}\to\mathtt{lattice}$.
842
843The equation upon which we build the fixpoint is then
844\begin{displaymath}
845\Liveafter(\ell) \doteq \bigcup_{\ell <_1 \ell'} \Livebefore_{\Liveafter}(\ell')
846\end{displaymath}
847where $\ell <_1 \ell'$ denotes that $\ell'$ is an immediate successor of $\ell$ in the graph.
848We do not require the fixpoint to be the least one, so the hypothesis on $\Liveafter$ that we require is
849\begin{equation}
850\label{eq:livefixpoint}
851\Liveafter(\ell) \supseteq \bigcup_{\ell <_1 \ell'} \Livebefore(\ell')
852\end{equation}
853(for brevity we drop the subscript from $\Livebefore$).
854
855\subsubsection{Colouring}
856
857\declsf{Colour}
858\newcommand{\at}{\mathrel{@}}
859
860The aim of liveness analysis is to define what properties we need of the colouring function, which is a map (computed separately for each internal function)
861\begin{displaymath}
862\Colour:\mathtt{register}\to\mathtt{hdwregister}+\mathtt{nat}
863\end{displaymath}
864which identifies pseudoregisters with hardware ones if it is able to, otherwise it spills them to the stack.
865We will just state what property we require from such a map.
866First, we extend the definition to all types of registers by:
867\begin{displaymath}
868\begin{aligned}
869   \Colour^+:\mathtt{hdwregister}+\mathtt{register} &\to \mathtt{hdwregister}+\mathtt{nat}\\
870   r & \mapsto
871\begin{cases}
872  \Colour(r) &\text{if $r\in\mathtt{register}$,}\\
873  r &\text{if $r\in\mathtt{hdwregister}$,}.
874\end{cases}
875\end{aligned}
876\end{displaymath}
877The other piece of information we compute for each function is a \emph{similarity} relation, which is an equivalence relation on all kinds of registers which depends on the point of the program.
878We write
879\begin{displaymath}
880x\sim y \at \ell
881\end{displaymath}
882to state that registers $x$ and $y$ are similar at $\ell$.
883The formal definition of this relation's property will be given next, but intuitively it means that those two registers \emph{must} have the same value after $\ell$.
884The analysis that produces this information can be coarse: in our case, we just set two different registers to be similar at $\ell$ if at $\ell$ itself there is a move instruction between the two.
885
886The property required of colouring is the following:
887\begin{equation}
888\label{eq:colourprop}
889\forall \ell.\forall x,y. x,y\in \Liveafter(\ell)\Rightarrow
890  \Colour^+(x)=\Colour^+(y) \Rightarrow x\sim y \at\ell.
891\end{equation}
892
893\subsubsection{The translation}
894
895For example:
896\begin{displaymath}
897\ell : r_1\leftarrow r_2+r_3 \mapsto \begin{cases}
898                                 \varepsilon & \text{if $\Eliminable(\ell)$},\\
899                                 \Colour(r_1) \leftarrow \Colour(r_2) + \Colour(r_3) & \text{otherwise}.
900                                \end{cases}
901\end{displaymath}
902where $\varepsilon$ is the empty block of instructions (i.e.\ a \texttt{GOTO}), and $\Colour(r_1) \leftarrow \Colour(r_2) + \Colour(r_3)$ is a notation for a block of instructions that take into account:
903\begin{itemize}
904\item
905Load and store ops on the stack if any colouring is in fact a spilling;
906\item
907Using the accumulator to store intermediate values.
908\end{itemize}
909The overall effect is that if $T$ is an LTL state with $\ell(T)=\ell$ then we will have $T\to^+T'$ where $T'(\Colour(r_1))=T(\Colour(r_2))+T(\Colour(r_2))$, while $T'(y)=T(y)$ for any $y$ \emph{in the image of $\Colour$} different from $\Colour(r_1)$.
910Some hardware registers that are used for book-keeping and which are explicitly excluded from colouring may have different values.
911
912We skip the details of correctly dealing with the stack and its size.
913
914\subsubsection{The relation between ERTL and LTL states}
915
916Given a state $S$ in ERTL, we abuse notation by using $S$ as the underlying map
917\begin{displaymath}
918S : \mathtt{hdwregister}+\mathtt{register} \to \mathtt{Value}
919\end{displaymath}
920We write $\ell(S)$ for the program counter in $S$.
921At this point we can state the property asked from similarity:
922\begin{equation}
923\label{eq:similprop}
924\forall S,S'.S\to S' \Rightarrow \forall x,y.x\sim y \at \ell(S) \Rightarrow S'(x) = S'(y).
925\end{equation}
926
927Next, we relate ERTL states with LTL ones.
928For a state $T$ in LTL we again abuse notation using $T$ as a map
929\begin{displaymath}
930T: \mathtt{hdwregister}+\mathtt{nat} \to \mathtt{Value}
931\end{displaymath}
932which maps hardware registers and \emph{local stack offsets} to values (in particular, $T$ as a map depends on the saved frames for computing the correct absolute stack values).
933
934The relation existing between the states at the two sides of this translation step, which depends on liveness and colouring, is then defined as
935\begin{displaymath}
936S\mathrel\sigma T \iff \ldots \wedge \forall x. x\in \Livebefore(\ell(S))\Rightarrow T(\Colour^+(x)) = S(x)
937\end{displaymath}
938The ellipsis stands for other straightforward preservation, among which the properties $\ell(T) = \ell(S)$ and, inductively, the preservation of frames.
939
940\subsubsection{Proof of preservation}
941
942We will prove the following proposition:
943\begin{displaymath}
944\forall S, T. S \mathrel\sigma T \Rightarrow S \to S' \Rightarrow \exists T'.T\to^+ T' \wedge S'\mathrel\sigma T'
945\end{displaymath}
946(with appropriate cost-labelled trace preservation which we omit).
947We will call $S\mathrel \sigma T$ the inductive hypothsis, as it will be such in the complete proof by induction on the trace of the program.
948As usual, this step is done by cases on the statement at $\ell(S)$ and how it is translated.
949We carry out the case of a binary operation on registers in some detail.
950
951Suppose that $\ell(S):r_1 \leftarrow r_2+r_3$, so that
952\begin{displaymath}
953S'(x)=\begin{cases}S(r_1)+S(r_2) &\text{if $x=r_1$,}\\S(x) &\text{otherwise.}\end{cases}
954\end{displaymath}
955
956\paragraph*{Case $\Eliminable(\ell(S))$.}
957
958By definition we have $r_1\notin \Liveafter(\ell(S))$, and the translation of the operation yields a \texttt{GOTO}.
959We take $T'$ the immediate successor of $T$.
960
961Now in order to prove $S'\mathrel\sigma T'$, take any
962\begin{displaymath}
963x\in\Livebefore(\ell(S'))\subseteq \Liveafter(\ell(S)) = \Livebefore(\ell(S))
964\end{displaymath}
965where we have used property~\eqref{eq:livefixpoint} and the definition of $\Livebefore$ when $\Eliminable(\ell(S))$.
966We get the following chain of equalities:
967
968\begin{displaymath}
969T'(\Colour^+(x))\stackrel 1=T(\Colour^+(x))\stackrel 2=S(x) \stackrel 3= S'(x)
970\end{displaymath}
971where
972\begin{enumerate}
973\item
974follows as $T'$ has the same store as $T$,
975\item
976follows from the inductive hypothesis as $x\in\Livebefore(\ell(S))$,
977\item
978follows as $x\neq r_1$, as $r_1\notin \Liveafter(\ell(S))\ni x$.
979\end{enumerate}
980
981\paragraph*{Case $\neg\Eliminable(\ell(S))$.}
982
983We then have $r_1\in\Liveafter(\ell(S))$, and
984
985\begin{displaymath}
986\Livebefore(\ell(S))=(\Liveafter(\ell(S))\setminus\{r_1\})\cup\{r_2,r_3\}
987\end{displaymath}
988Moreover the statement is translated to $\Colour(r_1)\leftarrow\Colour(r_2)+\Colour(r_3)$, and we take the $T'\leftarrow^+T$ such that $T'(\Colour(r_1))=T(\Colour(r_2))+T(\Colour(r_3))$ and $T'(\Colour^+(x))=T(\Colour^+(x))$ for all $x$ with $\Colour^+(x)\neq\Colour(r_1)$.
989
990Take any $x\in\Livebefore(\ell(S'))\subseteq \Liveafter(\ell(S))$ (by property~\eqref{eq:livefixpoint}).
991
992If $\Colour^+(x)=\Colour(r_1)$, we have by property~\eqref{eq:colourprop} that $x\sim r_1\at \ell(S)$ (as both $r_1,x\in\Liveafter(\ell(S))$, so that
993\begin{displaymath}
994T'(\Colour^+(x))=T(\Colour(r_2))+T(\Colour(r_3))\stackrel 1=S(r_2)+S(r_3)=S'(r_1)\stackrel 2=S(x)
995\end{displaymath}
996where
997\begin{enumerate}
998\item
999follows from two uses of the inductive hypothesis, as $r_2,r_3\in\Livebefore(\ell(S))$,
1000\item
1001follows from property~\eqref{eq:similprop}\footnote{Notice that in our particular implementation for this case of binary op $x\sim r_1\at\ell(S)$ implies $x=r_1$.
1002However, nothing prevents us from employing more finegrained heuristics for similarity.}.
1003\end{enumerate}
1004
1005If $\Colour^+(x)\neq\Colour(r_1)$ (so in particular $x\neq r_1$), then $x\in\Livebefore(\ell(S))$, so by inductive hypothesis we have
1006\begin{displaymath}
1007T'(\Colour^+(x))=T(\Colour^+(x))=S(x)=S'(x)
1008\end{displaymath}
1009
1010\subsection{The LTL to LIN translation}
1011\label{subsect.ltl.lin.translation}
1012As detailed elsewhere in the reports, due to the parameterised representation of the back-end languages, the pass described here is actually much more generic than the translation from LTL to LIN.
1013It consists in a linearisation pass that maps any graph-based back-end language to its corresponding linear form, preserving its semantics.
1014In the rest of the section, however, we will keep the names LTL and LIN for the two partial instantiations of the parameterized language for convenience.
1015
1016We require a map, $\sigma$, from LTL statuses, where program counters are represented as labels in a graph data structure, to LIN statuses, where program counters are natural numbers:
1017\begin{displaymath}
1018\mathtt{pc : label} \stackrel{\sigma}{\longrightarrow} \mathbb{N}
1019\end{displaymath}
1020
1021The LTL to LIN translation pass also linearises the graph data structure into a list of instructions.
1022Pseudocode for the linearisation process is as follows:
1023
1024\begin{lstlisting}
1025let rec linearise graph visited required generated todo :=
1026  match todo with
1027  | l::todo ->
1028    if l $\in$ visited then
1029      let generated := generated $\cup\ \{$ Goto l $\}$ in
1030      let required := required $\cup$ l in
1031        linearise graph visited required generated todo
1032    else
1033      -- Get the instruction at label `l' in the graph
1034      let lookup := graph(l) in
1035      let generated := generated $\cup\ \{$ lookup $\}$ in
1036      -- Find the successor of the instruction at label `l' in the graph
1037      let successor := succ(l, graph) in
1038      let todo := successor::todo in
1039        linearise graph visited required generated todo
1040  | []      -> (required, generated)
1041\end{lstlisting}
1042
1043It is easy to see that this linearisation process eventually terminates.
1044In particular, the size of the visited label set is monotonically increasing, and is bounded above by the size of the graph that we are linearising.
1045
1046The initial call to \texttt{linearise} sees the \texttt{visited}, \texttt{required} and \texttt{generated} sets set to the empty set, and \texttt{todo} initialized with the singleton list consisting of the entry point of the graph.
1047We envisage needing to prove the following invariants on the linearisation function above:
1048
1049\begin{enumerate}
1050\item
1051$\mathtt{visited} \approx \mathtt{generated}$, where $\approx$ is \emph{multiset} equality, as \texttt{generated} is a set of instructions where instructions may mention labels multiple times, and \texttt{visited} is a set of labels,
1052\item
1053$\forall \mathtt{l} \in \mathtt{generated}.\ \mathtt{succ(l,\ graph)} \subseteq \mathtt{required} \cup \mathtt{todo}$,
1054\item
1055$\mathtt{required} \subseteq \mathtt{visited}$,
1056\item
1057$\mathtt{visited} \cap \mathtt{todo} = \emptyset$.
1058\end{enumerate}
1059
1060The invariants collectively imply the following properties, crucial to correctness, about the linearisation process:
1061
1062\begin{enumerate}
1063\item
1064Every graph node is visited at most once,
1065\item
1066Every instruction that is generated is generated due to some graph node being visited,
1067\item
1068The successor instruction of every instruction that has been visited already will eventually be visited too.
1069\end{enumerate}
1070
1071Note, because the LTL to LIN transformation is the first time the code of a function is linearised in the back-end, we must discover a notion of `well-formed function code' suitable for linearised forms.
1072In particular, we see the notion of well-formedness (yet to be formally defined) resting on the following conditions:
1073
1074\begin{enumerate}
1075\item
1076For every jump to a label in a linearised function code, the target label exists at some point in the function code,
1077\item
1078Each label is unique, appearing only once in the function code,
1079\item
1080The final instruction of a function code must be a return or an unconditional jump.
1081\end{enumerate}
1082
1083We assume that these properties will be easy consequences of the invariants on the linearisation function defined above.
1084
1085The final condition above is potentially a little opaque, so we explain further.
1086The only instructions that can reasonably appear in final position at the end of a function code are returns or backward jumps, as any other instruction would cause execution to `fall out' of the end of the program (for example, when a function invoked with \texttt{CALL} returns, it returns to the next instruction past the \texttt{CALL} that invoked it).
1087
1088\subsection{The LIN to ASM and ASM to MCS-51 machine code translations}
1089\label{subsect.lin.asm.translation}
1090
1091The LIN to ASM translation step is trivial, being almost the identity function.
1092The only non-trivial feature of the LIN to ASM translation is that all labels are `named apart' so that there is no chance of freshly generated labels from different namespaces clashing with labels from another namespace.
1093
1094The ASM to MCS-51 machine code translation step, and the required statements of correctness, are found in an unpublished manuscript attached to this document.
1095This is the most complex translation because of the huge number of cases to be addressed and because of the complexity of the two semantics.
1096Moreover, in the assembly code we have conditional and unconditional jumps to arbitrary locations in the code, which are not supported by the MCS-51 instruction set.
1097The latter has several kind of jumps characterized by a different instruction size and execution time, but limited in range.
1098For instance, conditional jumps to locations whose destination is more than $2^7$ bytes away from the jump instruction location are not supported at all and need to be emulated with a code transformation.
1099This problem, which is known in the literature as branch displacement and is a universal problem for all architectures of microcontroller, is known to be computationally hard, often lying inside NP, depending on the exact characteristics of the target architecture.
1100As far as we know, we will provide the first formally verified proof of correctness for an assembler that implements branch displacement.
1101We are also providing the first verified proof of correctness of a mildly optimising branch displacement algorithm that, at the moment, is almost finished, but not described in the companion paper.
1102This proof, in isolation, took around 6 man months.
1103
1104\section{Correctness of cost prediction}
1105
1106Roughly speaking, the proof of correctness of cost prediction shows that the cost of executing a labelled object-code program is the same as the summation over all labels in the program execution trace of the cost statically associated to the label and computed on the object code itself.
1107
1108In the presence of object-level function calls, the previous statement is, however, incorrect.
1109The reason is twofold.
1110First of all, a function call may diverge.
1111However, to the labels that appears just before a call, we also associate the cost of the instructions that follow the call.
1112Therefore, in the summation over all labels, when we meet a label we pre-pay for the instructions that appear after function calls, assuming all calls to be terminating.
1113
1114This choice is driven by several considerations on the source code.
1115Namely, functions can be called inside expressions, and it would be too disruptive to put labels inside expressions to capture the cost of instructions that follow a call.
1116Moreover, adding a label after each call would produce a much higher number of proof obligations in the certification of source programs using Frama-C.
1117The proof obligations, further, would be guarded by a requirement to demonstrate the termination of all functions involved, that also generates lots of additional complex proof obligations that have little to do with execution costs.
1118
1119With our approach, instead, we put less burden on the user, at the price of proving a weaker statement: the estimated and actual costs will be the same if and only if the high-level program is converging.
1120For prefixes of diverging programs we can provide a similar result where the equality is replaced by an inequality (loss of precision).
1121
1122Assuming totality of functions is however not a sufficiently strong condition at the object-level.
1123Even if a function returns, there is no guarantee that it will transfer control back to the calling point.
1124For instance, the function could have manipulated the return address from its stack frame.
1125Moreover, an object-level program can forge any address and transfer control to it, with no guarantees about the execution behaviour and labelling properties of the called program.
1126
1127To solve the problem, we introduced the notion of a \emph{structured trace} that come in two flavours: structured traces for total programs (an inductive type) and structured traces for diverging programs (a co-inductive type based on the previous one).
1128Roughly speaking, a structured trace represents the execution of a well behaved program that is subject to several constraints, such as:
1129\begin{enumerate}
1130\item
1131All function calls return control just after the calling point,
1132\item
1133The execution of all function bodies start with a label and end with a \texttt{RET} instruction (even those reached by invoking a function pointer),
1134\item
1135All instructions are covered by a label (required by the correctness of the labelling approach),
1136\item
1137The target of all conditional jumps must be labelled (a sufficient but not necessary condition for precision of the labelling approach)
1138\item
1139\label{prop5}
1140Two structured traces with the same structure yield the same cost traces.
1141\end{enumerate}
1142
1143Correctness of cost predictions is only proved for structured execution traces, i.e. well behaved programs.
1144The forward simulation proof for all back-end passes will actually be a proof of preservation of the structure of the structured traces that, because of property \ref{prop5}, will imply correctness of the cost prediction for the back-end.
1145The Clight to RTLabs correctness proof will also include a proof that associates to each converging execution its converging structured trace and to each diverging execution its diverging structured trace.
1146
1147There are also two more issues that invalidate the na\"ive statement of correctness for cost prediciton given above.
1148The algorithm that statically computes the costs of blocks is correct only when the object code is \emph{well-formed} and the program counter is \emph{reachable}.
1149A well-formed object-code is such that the program counter will never overflow after any execution step of the processor.
1150An overflow that occurs during fetching but is overwritten during execution is, however, correct and necessary to accept correct programs that are as large as the processor's code memory.
1151Temporary overflows add complications to the proof.
1152A reachable address is an address that can be obtained by fetching (\emph{not executing!}) a finite number of times from the beginning of the code memory without ever overflowing.
1153The complication is that the static prediction traverses the code memory assuming that the memory will be read sequentially from the beginning and that all jumps jump only to reachable addresses.
1154When this property is violated, the way the code memory is interpreted is incorrect and the cost computed is meaningless.
1155The reachability relation is closed by fetching for well-formed programs.
1156The property that states that function pointers only target reachable and well-labelled locations, however, is not statically predictable and it is therefore enforced in the structured trace.
1157
1158The proof of correctness for cost predictions, and even discovering the correct statement, has been quite complex.
1159Setting up good invariants (i.e. structured traces, well formed programs, reachability) and completing the proof has required more than 3 man months, while the initally estimated effort was much lower.
1160In the paper-and-pencil proof for IMP, the corresponding proof was `obvious' and only took two lines.
1161
1162The proof itself is quite involved.
1163We must show, as an important lemma, that the sum of the execution costs over a structured trace, where the costs are summed in execution order, is equivalent to the sum of the execution costs in the order of pre-payment.
1164The two orders are quite different and the proof is by mutual recursion over the definition of the converging structured traces, which is a family of three mutual inductive types.
1165The fact that this property only holds for converging function calls is hidden in the definition of the structured traces.
1166Then we need to show that the order of pre-payment corresponds to the order induced by the cost traces extracted from the structured trace.
1167Finally, we need to show that the statically computed cost for one block corresponds to the cost dynamically computed in pre-payment order.
1168
1169\section{Overall results}
1170
1171Functional correctness of the compiled code can be shown by composing the simulations to show that the target behaviour matches the behaviour of the source program, if the source program does not `go wrong'.
1172More precisely, we show that there is a forward simulation between the source trace and a (flattened structured) trace of the output, and conclude equivalence because the target's semantics are in the form of an executable function, and hence deterministic.
1173
1174Combining this with the correctness of the assignment of costs to cost labels at the ASM level for a structured trace, we can show that the cost of executing any compiled function (including the top-level, main function of a C program) is equal to the sum of all the values for cost labels encountered in the \emph{source code's} trace of the function.
1175
1176\section{Estimated effort}
1177
1178Based on a rough analysis performed so far we can estimate the total effort required for the certification of the whole compiler.
1179We obtain this estimation by combining, for each pass:
1180\begin{enumerate}
1181\item
1182The number of lines of code to be certified,
1183\item
1184The ratio of number of lines of proof to number of lines of code from the CompCert project~\cite{compcert} for the CompCert pass that is closest in spirit to our own,
1185\item
1186An estimation of the complexity of the pass according to the analysis above.
1187\end{enumerate}
1188The result is shown in Table~\ref{table}.
1189
1190\begin{table}{h}
1191\begin{center}
1192\begin{tabular}{lrlrr}
1193Pass origin & Code lines & CompCert ratio & Estimated effort & Estimated effort \\
1194            &            &                & (based on CompCert) & \\
1195\hline
1196Common &  4864 & 4.25 \permil & 20.67 & 17.0 \\
1197Cminor &  1057 & 5.23 \permil & 5.53  &  6.0 \\
1198Clight &  1856 & 5.23 \permil & 9.71  & 10.0 \\ 
1199RTLabs &  1252 & 1.17 \permil & 1.48  &  5.0 \\
1200RTL    &   469 & 4.17 \permil & 1.95  &  2.0 \\
1201ERTL   &   789 & 3.01 \permil & 2.38  & 2.5 \\
1202LTL    &    92 & 5.94 \permil & 0.55  & 0.5 \\
1203LIN    &   354 & 6.54 \permil & 2.31  &   1.0 \\
1204ASM    &   984 & 4.80 \permil & 4.72  &  10.0 \\
1205\hline
1206Total common    &  4864 & 4.25 \permil & 20.67 & 17.0 \\
1207Total front-end &  2913 & 5.23 \permil & 15.24 & 16.0 \\
1208Total back-end  &  6853 & 4.17 \permil & 13.39 & 21.0 \\
1209\hline
1210Total           & 14630 & 3.75 \permil & 49.30 & 54.0 \\
1211\end{tabular}
1212\end{center}
1213\caption{\label{table} Estimated effort}
1214\end{table}
1215
1216We provide now some additional informations on the methodology used in the computation.
1217The passes in Cerco and CompCert front-end closely match each other.
1218However, there is no clear correspondence between the two back-ends.
1219For instance, we enforce the calling convention immediately after instruction selection, whereas in CompCert this is performed in a later phase.
1220Further, we linearise the code at the very end, whereas CompCert performs linearisation as soon as possible.
1221Therefore, the first part of the estimation exercise has consisted of shuffling and partitioning the CompCert code in order to assign to each CerCo pass the CompCert code that performs a similar transformation.
1222
1223After this preliminary step, using the data given in~\cite{compcert} (which refers to an early version of CompCert) we computed the ratio between man months and lines of code in CompCert for each CerCo pass.
1224This is shown in the third column of Table~\ref{table}.
1225For those CerCo passes that have no correspondence in CompCert (like the optimising assembler) or where we have insufficient data, we have used the average of the ratios computed above.
1226
1227The first column of the table shows the number of lines of code for each pass in CerCo.
1228The third column is obtained multiplying the first with the CompCert ratio.
1229It provides an estimate of the effort required (in man months) if the complexity of the proofs for CerCo and CompCert would be the same.
1230
1231The two proof styles, however, are purposefully completely different.
1232Where CompCert uses non-executable semantics, describing the various semantics of languages with inductive types, we have preferred executable semantics.
1233Therefore, CompCert proofs by induction and inversion become proofs by functional inversion, performed using the Russell methodology (now called Program in Coq, but whose behaviour differs from Matita's one).
1234Moreover, CompCert code is written using only types that belong to the Hindley-Milner fragment, whereas we have heavily exploited dependent types throughout the codebase.
1235The dependent type discipline offers many advantages, especially from the point of view of clarity of the invariants involved and early detection of errors.
1236It also naturally combines well with the Russell approach which is based on dependent types.
1237However, it is also known to introduce several technical problems, like the need to explicitly prove type equalities to be able to manipulate expressions in certain ways.
1238In many situations, the difficulties encountered with manipulating dependent types are better addressed by improving the Matita system, according to the formalisation driven system development.
1239For this reason, and assuming a pessimistic estimation of our performance, the fourth columns presents the final estimation of the effort required, that also takes into account the complexity of the proof suggested by the informal proofs sketched in the previous section.
1240
1241\subsection{Contingency plan}
1242
1243On the basis of the proof strategy sketched in this document and the estimated effort, we can refine our contingency plan.
1244In case we will end the certification of the basic compiler in advance we will have the choice of either proving loop optimisations and/or partial redundancy elimination correct (both tasks seem difficult to achieve in a short time) or considering the MCS-51 specific extensions introduced during the first period and under-used in the formalised prototype.
1245Yet another possibility would be to better study retargeting of the code and the commutation property between different compiler passes.
1246The latter study is easily enabled by our approach where all back-end languages are instances of the same parameterized language.
1247
1248In the case of a consistent delay in the certification of some components, we will first address the passes that are more likely to have undetected bugs and we will follow a top-down approach, axiomatizing the properties of the data structures used in the compiler to focus more on the algorithms.
1249The rationale is that data structures are easier than algorithms to test using well-known methodologies.
1250The effort table clearly shows that common definitions and data structures are one quarter of the size of the current codebase code and require slightly less than one third of the total effort.
1251At least half of this effort really goes into simple data structures (vectors, bounded and unbounded integers, tries and maps) whose certification is not interesting and whose code could be taken without re-proving it from the library of any other theorem prover.
1252
1253\section{Conclusions}
1254
1255The overall exercise, whose details have only been sketched here, has been very useful.
1256It has brought to light some errors in our proof that have required major changes in the proof plan.
1257It has also shown that the last passes of the compilation (e.g. assembly) and cost prediction on the object-code are much more involved than more high-level passes.
1258
1259The final estimation for the effort required to complete the proof suffers from a low degree of confidence engendered in the numbers, due to the difficulty in relating our work, and compiler design, with that of CompCert.
1260It is however sufficient to conclude that the effort required is in line with the man power that was scheduled for the second half of the second period and for the third period.
1261Compared to the number of man months declared in Annex I of the contract, we will need more man months.
1262However, at both UNIBO and UEDIN there have been major differences in hiring with respect to the Annex.
1263Therefore both sites now have more manpower available, though with the associated trade-off of a lower level of maturity for the people employed.
1264
1265Our reviewers suggested that we use this estimation to compare two possible scenarios: a) proceed as planned, porting all the CompCert proofs to Matita or b) port D3.1 and D4.1 to Coq and re-use the CompCert proofs.
1266We remark here again that the back-end of the two compilers, from the memory model on, are quite different: we are not re-proving correctness of the same piece of code.
1267Moreover, the proof techniques are different for the front-end too.
1268Switching to the CompCert formalisation would imply the abandoning of the untrusted compiler, the abandoning of the experiment with a different proof technique, the abandoning of the quest for an open-source proof, and the abandoning of the co-development of the formalisation and the Matita proof assistant.
1269In the Commitment Letter~\cite{letter}, delivered to the Officer in May, we clarified our personal perspectives on the project goals and objectives.
1270We do not re-describe here the point of view presented in the letter, other than the condensed soundbite that ``we value diversity''.
1271
1272Clearly, if the execise would have suggested the infeasability in terms of effort of concluding the formalisation, or getting close to that, we would have abandoned our path and embraced the reviewer's suggestion.
1273However, we have been comforted in the analysis that we did in Autumn and further progress completed during the winter does not yet show any major delay with respect to the proof schedule.
1274We are thus planning to continue the certification according to the more detailed proof plan that came out from the exercise reported in this manuscript.
1275
1276\begin{thebibliography}{2}
1277\bibitem{compcert} X. Leroy, ``A Formally Verified Compiler back-end'',
1278Journal of Automated Reasoning 43(4)):363-446, 2009.
1279
1280\bibitem{letter}The CerCo team, ``Commitment to the Consideration of Reviewer's Reccomendation'', 16/05/2011.
1281\end{thebibliography}
1282
1283
1284\end{document}
Note: See TracBrowser for help on using the repository browser.